Вы находитесь на странице: 1из 10
RF & BB CCS Technical Documentation Sch ematics / Layouts DF8v.05&06 NAM-1 RF BASEBAND RF

RF & BB

CCS Technical Documentation

Schematics / Layouts DF8v.05&06

NAM-1

RF

BASEBAND

RF RXQP AFC TXC RXREF TXQP AFC RXIN RXIP TXQN TXC RXIP TXIP TXQP RFC
RF
RXQP
AFC
TXC
RXREF
TXQP
AFC
RXIN
RXIP
TXQN
TXC
RXIP
TXIP
TXQP
RFC
TXIN
TXQN
RFC
TXIP
SCLK
TXIN
SDATA
HAGAR_RESET_X
SCLK
SENA
SDATA
SENA
VSYN_2
VSYN_2
VSYN_1
VSYN_1
TXP
TXP
HGR_TEMP
VCP
VCP
VTX
VTX
VXO
VXO
VREF_2
VREF_2
VBATT
RFCGND
VRX
VBATT
VRX
HAGAR_RESET_X
RXREF
CCS Technical Documentation BB Block Connections Sch ematics / Layouts DF8v.05&06 NAM-1 AUDIO and RFI

CCS Technical Documentation

BB Block Connections

Schematics / Layouts DF8v.05&06

NAM-1

AUDIO and RFI

RXREF RXREF PWRONX XEARP UI XEARN AFC AFC XMICN BUZZER XMICP TXC TXC TXIN TXIN
RXREF
RXREF
PWRONX
XEARP
UI
XEARN
AFC
AFC
XMICN
BUZZER
XMICP
TXC
TXC
TXIN
TXIN
VIBRA
COL(4:0)
TXIP
TXIP
BUTTON_CTRL_2
LCDEN
TXQN
TXQN
ROW(5:0)
HOOKDET
COBBA_RESET_X
TXQP
TXQP
KBLIGHTS
GENSIO(1:0)
COBBAIF(3:0)
RXIP
RXIP
IQData(1:0)
LCDRSTX
PCM(3:0)
RXIN
RXIN
EAD
Not
assembled
IR
FBUS(1:0)
LCDRSTX
IRONX
KBLIGHTS
CPU
ROW(5:0)
LCDEN
POWER
VIBRA
COL(4:0)
BUZZER
XMICP
BUTTON_CTRL_2
XMICN
HOOKDET
XEARN
EAD
COBBA_RESET_X
XEARP
COBBAIF(3:0)
VBATT
VBATT
IQData(1:0)
PWRONX
IRONX
VCP
VCP
PCM(3:0)
PCM(3:0)
VREF_2
CHARLIM
CHARLIM
VRX
VREF_2
HEADDET
HEADDET
VTX
BATTIO
BATTIO
VXO
VRX
CCONTCSX
CCONTCSX
CNTVR(4:0)
CNTVR(4:0)
VSYN_1
VTX
VSYN_2
GENSIO(1:0)
GENSIO(1:0)
VXO
TXP
FBUS(1:0)
FBUS(1:0)
HAGAR_RESET_X
CCONTINT
VSYN_1
CCUT
CCUT
PURX
SLEEPCLK
VSYN_2
RFC
MBUS
MBUS
CARDDET
SIMIF(4:0)
SIMIF(4:0)
CCONTINT
SCLK
SCLK
PURX
SDATA
SLEEPCLK
SENA
SDATA
CARDDET
SENA
RFC
HAGAR_RESET_X
TXP
CCS Technical Documentation Power Supply and Charging Sch ematics / Layouts DF8v.05&06 NAM-1 VBATT FUNKY

CCS Technical Documentation Power Supply and Charging

Schematics / Layouts DF8v.05&06

NAM-1

VBATT FUNKY EAD XMICN CNTVR(4:0) XEARP VBATT VB L103 Located near to CCONT GENSIO(1:0) J104
VBATT
FUNKY
EAD
XMICN
CNTVR(4:0)
XEARP
VBATT
VB
L103
Located near to CCONT
GENSIO(1:0)
J104
42R/100MHz
CCONTCSX
XMICP
C105
C142
10u_10V
10u_10V
XEARN
N100
CCONT2M
C165
C141
BB/RF
4u7_10V
68u_16V
H5
VR1
GND
GND
GND
GND
G4
F4
SLEEPX
VR1_SW
not_assembled
D1
E1
CNTVR2
VR2
0
C2
B2
CNTVR3 VR3/RAM_BCK
1
VXO
H1
E3
CNTVR4
VR4
2
X110
C3
E2
CNTVR5
VR5
3
VRX
6
H2
H4
TXPWR
VR6
HEADSET
4
7
C6
VB
VBB
VBB
VCOBBA
VSYN_1
9
D2
D4
VBAT
VREF
C152
C153
C150
C151
C154
C133
8
B1
H3
1u0
1u0
1u0
1u0
1u0
ICHAR
VR7BASE
C107
1u0
GND
GND
GND
GND
GND
VSYN_2
5
A3
G2
VCHAR
VR7
1u0
GND
GND
B3
VBB
BSI
VTX
DC
4
C4
VREF
BTEMP
GND
2
D5
VCXOTEMP
VCORE
VREF_2
A1
RSSI
not_assembled
A2
EAD
C106
VCP
C1
1u0
MODE_SEL
not_assembled
V5V
GND
GND
G6
B4
SIM_PWR
V2V
R110
0
H7
V5V
HEADDET
1
C8
H8
C119
DATA_A
V5V_2
680k
1u0
J121
2
E7
F8
C108
SIMRST_A
V5V_3
VSRM
1u0
3
D8
G8
SIMCLK
V5V_4
C132
V116
GND
J122
F101
4
F6
G7
L104
SIM I/O_C
VSIM
STPS0520Z
4u7_10V
GND
A7
D7
DATASELX
DATA_O
C131
42R/100MHz
GND
1.5A
1
A6
E6
DATA_IN/OUT SIMRST_O
10u_10V
not_assembled
not_assembled
0
A8
E8
DATA_CLK
SIMCLK_O
C134
4u7_10V
GND
GND
C103
C114
E4
PWRONX/WDDISX
A5
1u0
PURX
27p
PURX
E5
B5
VBACK
PWM_OUT
C7
B7
J223
CRA
CCONTINT
CCONTINT
D6
CRB
B8
SLCLK
SLEEPCLK
F1
VBAT
VSIM
G1
D3
VBAT
GND
GND
GND
GND GND
G3
F2
C113
VBAT
GND
1p0
G5
F3
VP12
VBAT
GND
R128
A4
F5
VBAT1
GND
H6
F7
VBAT2
GND
R125
47R
CHAPS_V3.1
C5
R154
GND
A2
C1
2M2
B6
VCH
RSENSE
TEST
WDDIS
100R
11
A3
D1
VCH
RSENSE
VB
VPP
GND
10
A4
VCH
R124
VIN
9
A5
VCH
HEADDET
B100
X302
8
C6
VBAT
L_GND
100R
C-338574-R
7
F2
D6
PWM
VBAT
XMICP
GND
GND
6
6
1 SIMCLK
DATA
XEARP
5
C129
C100
5
2 RST
VSIM
XMICN
4
J103
V101
F3
F5
1u0
10u_10V
4
CTIM
VBACK
C102
C101
3 VSIM
GND
2x100R
MBUS
3
J102
N101
12p
33p
not_assembled
PDTC114EE
C127
C128
GND
FBUS_RX
2
J101
F4
100n
1u0
LIM
2x10k
GND
GND
FBUS_TX
1
GND
not_assembled
R109
X001
B2
C4
R1
C104
GND
GND
GND
R2
33n
B3
C5
C109
C110
GND
GND
PANEL
GND
22p
22p
C116
B4
D2
GND
GND
not_assembled
GND GND
G101
B5
D3
1u0
GND
GND
3V3
C2
D4
GND
GND
GND
GND
C3
D5
GND
GND
E2
E4
GND
GND
GND
E3
E5
GND
GND
SIMIF(4:0)
FBUS(1:0)
A1
E1
NC
NC
A6
E6
NC
NC
MBUS
B1
F1
NC
NC
B6
F6
NC
NC
CCUT
GND
GND
GND
not_assembled
not_assembled
X101
C167
C166
2p7
10p
VBATT
CHARLIM
BSI
R118
BTEMP
PWRONX
10p
VREF VBB
GND
C164
10k
C162
C160
CARDDET
15p
27p
not_assembled
GND
GND GND
C120
10n
R120
R122
GND
GND
C121
2x100k
2x10k
10n
PCM(3:0)
BATTIO
C163
C168
C161
15p
27p
27p
GND
GND
GND
not_assembled
not_assembled
V100
9V/20V/0.1J
0
R101
1
100k
R103
R104
4k7
47k
R111
470k
R131
0R22
R100
680k
32.768kHz
R102
47k
C140
1u0
RSA6.1EN
V104
Audio and RFI CCS Technical Documentation Sch ematics / Layouts DF8v.05&06 NAM-1 RXDATA(1:0) RXIP 1

Audio and RFI

CCS Technical Documentation

Schematics / Layouts DF8v.05&06

NAM-1

RXDATA(1:0) RXIP 1 RXIN 0 RXREF 100k EAD 600R/100MHz R271 XEARP 47R 1n0 L284 R257
RXDATA(1:0)
RXIP
1
RXIN
0
RXREF
100k
EAD
600R/100MHz
R271
XEARP
47R
1n0
L284
R257
C261
GND
GND
VREF
GND
1n0
C255
GND
600R/100MHz
47R
XEARN
R256
L283
10u_6.3V
VBB
C270
C251
N250
33n
COBBA_GJP_V4.1_V257JG64T_8
GND
H8
D7
RxIN
RFIDAX
GND
G8
A7
RxIP
SD
1
1
F7
B7
RxQN
CSX
0
0
F8
A6
RxQP
Idata
0
2
H7
B6
RxRef
Qdata
1
HOOKDET
C1
C6
VSUBA
PCMDCLK
1
R273
V251
C5
PCMSCLK
2
COBBAIF(3:0)
GND
BC848W
F2
B5
R269
VREF
PCMTx
0
33k
G1
D5
IREF
PCMRx
3
IQData(1:0)
E8
2 /2 100k
ResetX
E1
D8
HF
RFIClk
D3
A5
C258
HFCM
TEST
GND
PCM(3:0)
33n
A2
G2
MIC1N
AFCOut
GND
A1
G6
MIC1P
AuxDAC
B1
F5
HS_MIC
MIC3N
AGCOut
B2
F4
MIC3P
TxCOut
R275
33n
XMICN
A4
H2
C257 C259
MBIAS
TxIOutN
3
2x100R
2k2
1n0
COBBA_RESET_X
C286
A3
H3
C294
33n
MIC2N
TxIOutP
2
3n9
B3
G3
GND
MIC2P
TxQOutN
1
GND
C285
1n0
F3
TxQOutP
0
XMICP
R281
3n9
C295
G7
GND
VDA1
R276
F1
D2
VDA2
EARN
HS_MICBIAS
E4
D1
VDA3
EARP
R261
2k2
E3
D4
C253
VDA4
AUXOUT
C3
33n
VDA5
470R
H4
GND
GND
VBB
TxIPhsN
B4
G4
VDD1
TxIPhsP
C8
H5
VDD2
TxQPhsN
V278
G5
TxQPhsP
A8
VSUB
V252
R278
E5
OUT F6
VSA1
PData(0)
PDTC114EE
H1
E6
22p
VSA2
PData(1)
BUTTON_CTRL_2
2k2
2x10k
C293
H6
E7
VSA3
PData(2)
BAV70W
E2
D6
VSA4
PData(3)
R1
C7
R2
COBBA C2
VSA5
PData(4)
MICP
L287
470R
J261
C4
VSS1
GND
GND
B8
33n
VSS2
120R/100MHz
R268
C263
J262
MICN
C287
1n0
GND
GND
GND
GND
C262
33n
GND
VCOBBA
VCOBBA
C276
1u0
GND
GND
L272
27p
C292
120R/100MHz
B280
C247
C248
10n
1u0
100k
1
V250
27p
2
BC848W
C291
R265
GND
GND
L271
not_assembled
C268
C264
1u0
120R/100MHz
22p
GND
3
TXIN
2
1
TXIP
0
TXQN
TXDATA(3:0)
TXQP
TXC
AFC
R285
100k
14V/46V
R272
220k
R283
R284
14V/46V
14V/46V
R287
R274
R286
14V/46V
14V/46V
R267
2k2
33k
R270
10u_6.3V
10u_6.3V
C296
C297
R266
120k
R252
1k0
C278
22p
C274
22p
GND
1
/2 100k
R269
R260
R258
100R
470R
R277
100k
R255
not_assembled
22R
CCS Technical Documentation Schematics / Layouts DF8v.05&06 NAM-1 CPU GND J230 COL(4:0) SELF TEST J229
CCS Technical Documentation
Schematics / Layouts DF8v.05&06
NAM-1
CPU
GND
J230
COL(4:0)
SELF TEST J229
VBB
ROW(5:0)
5
LCDEN
HEADDET
TXP
0
VIBRA
BATTIO
1
GENSIO(1:0)
BUZZER
D200
PWM(1:0)
1
MAD2WD1_ROM6_V16_UBGA
R216
F1
C3
Row0
Col0
GND
0
0 F2
C4
Row1
Col1
47k
1
CCONTCSX
1 F3
D4
Row2
Col2
HOOKDET
2
2 F4
D3
Row3
Col3
J228
3
3 E2
D2
Row4
Col4
SLEEPCLK
4
4 E3
D1
Row5LCDCD
LCDCSX
J227
5 F10
A2
HeadDet
TxPa
PURX
F11
A3
HookDet
FrACtrl
CNTVR(4:0)
F12
D9
LoByteSelX
BuzzPWM
CCONTINT
1
J226
VBB
0
0
2
B10
A10
GenSDIO
GenSClk
1
1
A13
C10
Clk32k
GenCCONTCSX
3
B13
D12
PURX
SIMCardPwr
0
MBUS
B12
A11
CCONTInt
SIMCardIOC
1
C11
A12
SIMCardData
SIMCardClk
3
PCM(3:0)
IQData(1:0)
B11
SIMCardRstX
2
J253
0
B5
D8
MBUS
DSPXF
J239
J254
1
B8
PCMDClk
J255
COBBA_RESET_X
2
A8
G12
PCMSClk
VibraPWM
J256
3
A9
E11
PCMRxData
VCXOPwr
C7
COBBAIda
J257
0
HAGAR_RESET_X
A1
D7
MCUGenlO0
COBBAQda
CCUT
1
H11
C1
MCUGenlO1
DSPGenOut2
E13
A4
MCUGenlO2
DSPGenOut4
C218
GND
E12
A5
27p
MCUGenlO3
DSPGenOut5
BUTTON_CTRL_2
G10
J13
MCUGenlO4
EEPROMSelX
RFC
J11
ROM2SelX
8
M8
MCUGenIODa0
C213
LCDRSTX
COBBAIF(3:0)
9
L8
K11
MCUGenIODa1
RFClk
10
K8
MCUGenIODa2
J250
1n0
11
N9
A6
MCUGenIODa3 COBBACSX
0
0
R206
CHARLIM
SDATA
J251
12
M9
A7
MCUGenIODa4 COBBASDa
1
2
J252
13
L9
C6
MCUGenIODa5
COBBAClk
2
1
R205
0R
SENA
14
N10
MCUGenIODa6
IRONX
15
L10
B9
MCUGenIODa7 PCMTxData
SYNTHIF(2:0)
0R
SCLK
H13
ESysResetX
J225
CARDDET
C8
B3
PCMIO
SynthEna
2
SIMIF(4:0)
K13
B4
SIMCardDetX
SynthEna2X
1
EMU(6:0)
J237
RD28F3204C3T100
K12
B2
RFClkGND
SynthData
0
B1
FLASHM 32M
SynthClk
VBB
GND
D13
SynthPwr
5
H6
SRAM 4M
0
1
L11
JTDO
4
G9
0
2
2
N13
M11
J236
G8
JTDI
RAMSelX
7
1
5
3
M13
N11
J235
JTMS
ROM1SelX
0
G7
J240
2
6
M12
M5
JTClk
MCURdX
1
4 H5
J241
3
3
N12
N5
JTRst
MCUWrX
2
5 H4
D210
4
4
L12
6 G6
CoEmu0
3
5
1
L13
N3
21
CoEmu1
MCUAd0
0
6
7 G5
J242
6
0
8
N2
B4
MCUAd1
1
A
C12
N1
9 B6
TxPwr
MCUAd2
2
C13
M4
10 B5
RxPwr
MCUAd3
3
M3
4
11 A4
A1
MCUAd4
NC1
KBLIGHTS
12
1
C5
M2
A8
A2
AccTxData
MCUAd5
5
NC2
13
0
D6
M1
A7
AccRxData
MCUAd6
6
VBB
NC3 A11
14
L4
MCUAd7
7
A6
A12
NC4
15
L3
A5
H1
MCUAd8
8
NC5
9
16
L2
VCORE
MCUAd9
9
B3
H2
NC6
8
not_assembled
17
V201
H12
K5
MCUAd10
10
G4
TestMode
17 NC7 H11
GND
18
K3
MCUAd11
11
G3
PDTC114EE
18 NC8 H12
19
G1
K2
VCC_CORE
MCUAd12
12
V225
E5
A FOR FLASH
2x10k
20
N4
K1
13
PDTC114EE
A3
VCC_CORE
MCUAd13
20
M10
J3
VCC_CORE
MCUAd14
14
R1
2x10k
R2
G11
J2
15
0
H7
VCC_CORE
MCUAd15
F_CE
B7
J1
C3
VPP
VCC_CORE
MCUAd16
16
2
R1
F_WE
H1
H3
R2
1
H9
VBB
VCC_IO
MCUAd17
17
F_OE
FOR FLASH
GND
K7
H2
E3
VCC_IO
MCUAd18
18
3
F_WP
G13
G4
VP12
VCC_IO
MCUAd19
19
not_assembled
4
D4
F_RP
D10
G3
VCC_IO
MCUAd20
20
GND
B6
G2
G10
VCC_IO
MCUAd21
21
7
S_CS1
E1
E4
D8
LEADVCC
GND
MCUAD(21:0)
4
S-CS2
VCORE
C220
V202
H10
J4
LEADVCC
GND
2
B8
S_WE
10n
FOR SRAM
D11
L5
1
F5
LEADVCC
GND
S_OE
J110
K4
K9
F3
VB
ARMVCC
GND
8
S_LB
K10
J12
9
F4
SCVCC
GND
S_UB
GND
J260
3
1
K6
E10
ExtMCUDa0
GND
BAV70W
N_B
CNT
N220
0
L6
C9
MEMC(9:0)
F9
ExtMCUDa1
GND
C206
C208
C209
0 DATA IXO
VOUT
VIN
1
M6
D5
10n
10n
10n
ExtMCUDa2
GND
TK11230BMCL
2
N6
L1
1 F10
4
6
ExtMCUDa3
ARMGND
3
GND
GND
L7
C2
2 E9
ExtMCUDa4
LEADGND
4
5
2
M7
H4
3 E10
ExtMCUDa5
LEADGND
5
N7
F13
4 C9
ExtMCUDa6
LEADGND
GND
6
N8
J10
5 C10
C205
ExtMCUDa7
SCGND
C212
7
2u2_10V
6 C8
100n
7 B10
GND
8 F8
VBB
GND
GND
9 F7
10 E8
11 E6
12 D7
13 C7
14 B9
C201
C203
C204
C211
C217
33n
10n
10n
33n
10n
15 B7
MCUDA(15:0)
A10,D10=
VBB
D9= VBB
E4=VPP
FBUS(1:0)
GND
D3= GND
H8,A9= GND
VBB
0
1
GND
R213
68k
10k
R212
R211
0R
R215
47k
R201
R214
220k
47k
4k7
R203
R202
100k
MCUAD(0)
4
R217
0R
10k
R225
UI CCS Technical Documentation Sch ematics / Layouts DF8v.05&06 NAM-1 VB B301 VBB VB +

UI

CCS Technical Documentation

Schematics / Layouts DF8v.05&06

NAM-1

VB B301 VBB VB + - C310 N310 1u0 TM23A 1 20 VBAT TEST GND
VB
B301
VBB
VB
+
-
C310
N310
1u0
TM23A
1
20
VBAT
TEST
GND
2
19
ENABLE VIBRA_CNT
3
16
BUZZ_CNT
VIBRA
VB
6
15
BUZZER
KBDLED
_CNT
VIBRA
7
14
LCDLED
KBDLED
M300
_CNT
_ADJ
Send
End
VIBRA_BLOCK
8
13
LCDLED
KBD_LED
_ADJ
1
3
VIBRA
9
2
4
LCD_LED
BLOCK
18
GND
R351
R352
ROW0
4
17
S302
S305
GND
GND
5
12
GND
GND
18R
18R
10
11
GND
GND
R350
R353
GND
Soft left
Up
Down
Soft right
GND
18R
18R
GND
ROW1
S306
S303
S304
S307
1
4
7
*
0
1
ROW2
S316
S317
S318
S319
2
VB
3
4
VB
2
5
8
0
LCD LIGHT
KBD_LED
ROW3
S312
S313
S314
S315
MODEL
MODEL
MODEL
MODEL
MODEL
MODEL
MODEL
MODEL
3
6
9
#
not_assemled
not_assembled
ROW4
S308
S309
S310
S311
ROW(5:0) COL2
COL3
COL1
COL4
COL0
not_assembled
not_assembled
GND
150p
C372
not_assebled
R372
not_assembled
S300
1k0
2
1
R373
R371
4
VBB
S301
1k0
1
X300
1k0
GENSIO(1:0)
C373
2
1
1
150p
C371
GND
2
150p
not_assembled
not_assembled
0
GND
3
1
not_assebled
4
not_assembled
5
5
LCDEN
6
BAV70W
7
R374
4
8
1k0
V360
GND
LCDRSTX
3
100p
S330
C342
PWR
4
GND
CL-270WB-D-T
V321
CL-270WB-D-T
V323
C330
1u0
CL-270WB-D-T
C331
V325
R310
100n
12k
GND
R311
10k
CL-191WB-D-T
V331
CL-191WB-D-T
V332
CL-191WB-D-T
V334
CL-191WB-D-T
V335
V350
BAV70W
CL-191WB-D-T
V337
CL-191WB-D-T
V338
CL-191WB-D-T
V339
CL-191WB-D-T
V340
0
0
1
2
3
4

KBLIGHTS

VIBRA

BUZZER

COL(4:0)

ROW(5:0)

PWRONX

CCS Technical Documentation Schematics / Layouts DF8v.05&06 NAM-1 RF Vtcxo Vchp Vsynte Vrxrf Vlna Vlna
CCS Technical Documentation
Schematics / Layouts DF8v.05&06
NAM-1
RF
Vtcxo
Vchp
Vsynte
Vrxrf
Vlna
Vlna
R614
1
/2 100R
not_assembled
R614
2
/2 100R
C553
4u7_10V
C560
33p
C612
C550
HAGAR
68p
3n9
10n
C557
C561
wide connection under the component
56p
C562
27p
N505
T630
JADE
HAGAR_5
100.0R
EHF1BG1800
100.0R
4
G7
H9
VBB
C1_BB1_I
R510
1
/4 100R
100.0R
2
B8
J9
VRF_RX
C2_BB1_I
R510
2
/4 100R
3
H5
J8
VLO
C1_BB1_Q
R510
3
/4 100R
V905
V907
G4
J7
VPRE
C2_BB1_Q
R510
100.0R
4 /4 100R
BC848W
BC848W
6
F3
VCP
1
F2
D9
VDIG
CP_DTOS_I
F8
D7
VF_RX
CM_DTOS_I
C510
C511
C512
C513
E6
150n
150n
150n
150n
not_assembled
CP_DTOS_Q
A9
C8
C642
C611
INP_P_RX
CM_DTOS_Q
1n0
1n0
A8
INM_P_RX
C9
D8
0.15mm
wide connection under the component
INP_G_RX
CP_F_I
C532
B9
E9
INM_G_RX
CM_F_I
47n
I_AD
R530
RXIP
F9
CP_F_Q
+1.5V
1
D2
E8
LAYER_4
LNAB_G
CM_F_Q
Q_AD
6
C3
LAYER_4
LNAB_P
AD_GND
2x10k
RXQP
VREF_2
C1
H8
RXREF
LNAB_D
OUT_BB1_I
Z600
R533
3
B2
F5
0.15mm
LNA_G
OUT_BB1_Q
2
C4
LNA_P
C533
C534
10k
4
G9
IN_DCN2_I
47n
IN
OUT
IN
OUT
LDB25C201A0900
G8
IN_DCN2_Q
33n
T600
R645
R611
V903
V904
G6
RXI
BFP405
BFP420
J5
H7
INP_LO
VREF_RX
2k7
2k7
J4
G5
INM_LO
RXQ
925-960/1805-1880MHz
RX_GSM1800
RX_GSM900
H2
OUT_CP
F6
TXVGSM
VB_EXT
A4
RB_EXT
D4
TXVDCS
VANT_1
to be connected to pwr supply?
D3
VANT_2
2k7
R532
C564
J2
VC_1
A7
E1
VC_2
SDATA
SDATA
C535
33n
5p6
E2
27p
C776
SCLK
SCLK
C644
D1
SLE
SENA
15p
B6
E3
VP_D_SEL
RESET
TXVDET
C7
J1
VB_DET
OSC_IN_REF
R800
B3
H1
DET
OSC_IN
100p
B4
VPCTRL_FB
C615
10k
A5
E7
VPCTRL_G
TXC
C793
HAGAR_RESET_X
C5
D5
15p
VPCTRL_P
TXP
R792
W=0.20
W=0.20
L=6.5
L=13.5
TXC
B1
H3
OUTP_G_TX
TXI_0
12k
A1
J3
OUTM_G_TX
TXI_180
Z643
Z613
A2
G3
TXVDCS
OUTP_P_TX
TXQ_0
C792
A3
H4
100p
LAYER_4
LAYER_4
OUTM_P_TX
TXQ_180
C2
E4
GNDRF_TX
TOUT
J6
G2
GND_BB
RFTEMP
X560
B7
GNDRF_RX
1
H6
GND
Z620
GND_LO
2
F4
A6
RF
GND_PRE
VTX_B_G
Charge pump
3
G1
B5
GND
GND_CP
VTX_B_P
F1
D6
GND_DIG
VTXLO_G
Vchp
4
F7
C6
GND
Vchp
GNDF_RX
VTXLO_P
5
RF
R831
REF_CLK
6
GND
VBATT
GND
47R
TXVGSM
C835
C831
TXBUFF
VBATT
15p
15p
2u2
C785
C645
100n
J600
3
1
C700
N_B CONT
N600
68p
GND
not_assembled
R781
ANTENNA PAD
C614
1n0
+VCC
G830
VOUT
VIN
15p
C833
R832
VCP
OUT
Vcon
C804
4
6
R802
KT16-KEU27L
AFC
0R
1p8
GND
GND
22k
5
2
GND
26MHz
4k7
VCC
G800
C782
C783
GND
3p3
1u0
C836
C832
IN089
22p
10n
VC
C801
VC2
11R6
G
G
150p
GND
VC1
C803
GND
470p
C802
4n7
Vtcxo
RFCGND
Modulator
R791
ANT
5k6
-2dB
VBATT
VBATT
DET0
VTX
42R/100MHz
L752
R745
VCTCXO
L751
56nH
68k
C829
Vtcxo
not_assembled
100p
R744
RFC
VXO
100R
C714
C755
LNA2+mixer+DTOS
33n
TXVDET
1u0
Vrxrf
V800
BC848W
VRX
C759
27p
R730
27p
2k2
C731
C730
C704
C703
C702
Dividers+LO-buffers+prescaler+VCO
3n3
R541
C754
TXIP
Vsynte
47p
1n0
6p8
4p7
10n
C862
2x5k6
2p2
1
C541
VSYN_2
R732
not_assembled
V801
3
TXIN
560R
BFP193W
R731
C720
4
2
Vdd_bb+LNA
330R
68p
GND GND_PIN=
NC
NC
T740
R740
6
4
2
27p
C864
EHF1BG1800
Vlna
R754
Vdd2
Pin
C741
Out
8
4
3
8
4
3p3
Vdd1
Vapc
100R
R546
Coup
Term
6
7
11R6
2
47R
DIPLEXER
TXQN
5
3
P3
P1
C733
3
PoutDCS
VCTL
VSYN_1
B2_Out
B2_in
5
2
15p
C540
C861
PoutGSM _VCTL
R741
2x5k6
7
1
4
1
P2
Z671
6
0p5
C762
C763
C743
C757
47p
1p0
B1_Out
B1_in
12p
1p2
1
DET0
10p
wide connection under the component
100R
EHF_FD1824
PF08103B-01-TB
R763
not_assembled
L553
TXQP
N702
C799
330R
3p9
R764
1k5
Vmod
C761
HGR_TEMP
10p
-2 dB
TXVGSM
TXVDCS
-2 dB
T700
R700
LDB25C201A0900
4
R712
R710
100R
2
TX
TXP
3
OUT
IN
TXP
12R
12R
R704
6
Z700
1
897.5MHz
100R
wide connection under the component
C860
C749
33p
1n0
GND
C746
R671
33p
NSR15DW1T1
150R
V730
L510
R670
5n6H
150R
C747
NSR15DW1T1
15p
GND
Z670
V730
GSM_Tx
DIPLEXER
GSM_Rx
Z642
R643
DCS_Tx
DCS_Rx
EZFL897DH47C
L=2.3
3k3
W=0.20
LAYER_1
IN
OUT
IN
OUT
R640
180R
925-960/1805-1880MHz
Z645
L=6.3
W=0.15
100n
C621
1p5
C643
C640
15p
W=0.20
L=8.0
R613
Z612
3k3
LAYER_1
R610
R723
RESNET_2DB
100R
W=0.15
436R
L=13.0
C789
C790
1p8
1p8
Z615
436R
TXBUFF
C613
C620
68p
100n
C610
4p7
C760
L506
3p9
4n7H
L503
33R
2
R805
4
3n9H
R755
RESNET_2DB
436R
5
1k0
1k0
1
3
R757
R756
436R
LDB15C101A3700
T800
C758
1n0
22R
C863
10p
R751
120R
R758
220R
R807
C805
2u2_10V
100R
R742
R801
L630
6k8
12nH
220R
C600
C601
C630
C631
R711
100p
100p
5p6
5p6
12nH
L600
L631
33nH
L504
L505
22nH
3n9H
22k
R790
C715
10p
C520
C521
470p
470p
470p
470p
C523
C522
C530
C837
180p
3p9
C531
180p
R829
820R
R833
100p
R834
C830
2k2
220k
R830
2k2
C834
1n0
L800
10uH
R563
R564
R565
47k
560R
4k7
Vtcxo
Vmod
CCS Technical Documentation Layout Diagram of DF8 - Top Sch ematics / Layouts DF8v.05&06 NAM-1

CCS Technical Documentation Layout Diagram of DF8 - Top

Schematics / Layouts DF8v.05&06

Diagram of DF8 - Top Sch ematics / Layouts DF8v.05&06 NAM-1 Issue 1 07/02 Copyright Nokia

NAM-1

CCS Technical Documentation Layout Diagram of DF8 -Bottom Sch ematics / Layouts DF8v.05&06 NAM-1 Issue

CCS Technical Documentation Layout Diagram of DF8 -Bottom

Schematics / Layouts DF8v.05&06

NAM-1

of DF8 -Bottom Sch ematics / Layouts DF8v.05&06 NAM-1 Issue 1 07/02 Copyright Nokia 2002. All
CCS Technical Documentation Sch ematics / Layouts DF8v.05&06 This page was intentionally left blank NAM-1

CCS Technical Documentation

Schematics / Layouts DF8v.05&06

This page was intentionally left blank

NAM-1