Академический Документы
Профессиональный Документы
Культура Документы
Sr. No. 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22
Connected Resources 16 MHz 2 Hz to 60 HZ SW1 SW2 SW3 SW4 SW5 SW6 SW7 SW8 SW9 LED1 LED2 LED3 LED4 LED5 LED6 LED7 LED8
FPGA Pin Numbers P80 P185 P24 P27 P29 P33 P34 P35 P36 P37 P206 P148 P147 P146 P139 P138 P136 P135 P133
1 Push ON Switch
8 Bi-Color LEDs
Sr. No. 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
Components 7 Segments Display A 7 Segments Display B 7 Segments Display C 7 Segments Display D 7 Segments Display E 7 Segments Display F
Connected Resources A1 A2 A3 A4 B1 B2 B3 B4 C1 C2 C3 C4 D1 D2 D3 D4 E1 E2 E3 E4 F1 F2 F3 F4
FPGA Pin Numbers P45 P46 P47 P43 P49 P205 P204 P48 P123 P125 P126 P122 P111 P113 P114 P110 P201 P200 P199 P203 P194 P41 P42 P195
Sr. No. 01 02 03 04 05 06
Connected Resources R0 R1 Y0 Y1 G0 G1
Sr. No.
01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20
Components
Connected Resources
DAC 0 DAC 1 DAC 2 DAC 3 DAC 4 DAC 5 DAC 6 DAC 7 ADC 0 ADC 1 ADC 2 ADC 3 ADC 4 ADC 5 ADC 6 ADC 7 EOC ALE OE SOC
End of Conversion for ADC Address Latch Enable for ADC Output Enable for ADC Start of Conversion for ADC