Вы находитесь на странице: 1из 472

6500 Packet-Optical Platform

40G, 100G, OSIC, and SLIC10 Circuit Packs


Release 9.3

Whats inside...
40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 100G circuit packs

323-1851-102.4 - Standard Issue 3 February 2014 Copyright 2010-2014 Ciena Corporation. All rights reserved.

Ciena Confidential and Proprietary

LEGAL NOTICES THIS DOCUMENT CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION OF CIENA CORPORATION AND ITS RECEIPT OR POSSESSION DOES NOT CONVEY ANY RIGHTS TO REPRODUCE OR DISCLOSE ITS CONTENTS, OR TO MANUFACTURE, USE, OR SELL ANYTHING THAT IT MAY DESCRIBE. REPRODUCTION, DISCLOSURE, OR USE IN WHOLE OR IN PART WITHOUT THE SPECIFIC WRITTEN AUTHORIZATION OF CIENA CORPORATION IS STRICTLY FORBIDDEN. EVERY EFFORT HAS BEEN MADE TO ENSURE THAT THE INFORMATION IN THIS DOCUMENT IS COMPLETE AND ACCURATE AT THE TIME OF PUBLISHING; HOWEVER, THE INFORMATION CONTAINED IN THIS DOCUMENT IS SUBJECT TO CHANGE. While the information in this document is believed to be accurate and reliable, except as otherwise expressly agreed to in writing CIENA PROVIDES THIS DOCUMENT "AS IS" WITHOUT WARRANTY OR CONDITION OF ANY KIND, EITHER EXPRESS OR IMPLIED. The information and/or products described in this document are subject to change without notice. Copyright 2010-2014 Ciena Corporation. All rights reserved. The material contained in this document is also protected by copyright laws of the United States of America and other countries. It may not be reproduced or distributed in any form by any means, altered in any fashion, or stored in a data base or retrieval system, without express written permission of the Ciena Corporation. Security Ciena cannot be responsible for unauthorized use of equipment and will not make allowance or credit for unauthorized use or access. Contacting Ciena Corporate Headquarters In North America In Europe, Middle East, and Africa In Asia-Pacific In Caribbean and Latin America Sales and General Information In North America In Europe In Asia In India In Latin America Training 410-694-5700 or 800-921-1144 1-800-CIENA24 (243-6224) 410-865-4961 800-CIENA-24-7 (800-2436-2247) +44-207-012-5508 800-CIENA-24-7 (800-2436-2247) +81-3-6367-3989 +91-124-4340-600 800-CIENA-24-7 (800-2436-2247) 410-865-4944 (USA) 410-694-5700 410-694-5700 or 800-207-3714 +44-207-012-5500 (UK) +81-3-3248-4680 (Japan) +91-124-434-0500 011-5255-1719-0220 (Mexico City) 877-CIENA-TD (243-6283) or 410-865-8996 E-mail: sales@ciena.com E-mail: sales@ciena.com E-mail: sales@ciena.com E-mail: sales@ciena.com E-mail: sales@ciena.com E-mail: sales@ciena.com E-mail: techtng@ciena.com www.ciena.com

Customer Technical Support/Warranty

For additional office locations and phone numbers, please visit the Ciena web site at www.ciena.com.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

IMPORTANT: PLEASE READ THIS LICENSE AGREEMENT ("AGREEMENT") CAREFULLY BEFORE INSTALLING OR USING CIENA CORPORATION ("Ciena") SOFTWARE, HARDWARE OR DOCUMENTATION (COLLECTIVELY, THE "EQUIPMENT"). BY INSTALLING OR USING THE EQUIPMENT, YOU ACKNOWLEDGE THAT YOU HAVE READ THIS AGREEMENT AND AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. 1. Right to Use License; Restrictions. Subject to these terms, and the payment of all applicable license fees, Ciena grants to you, as end user, a non-exclusive license to use the Ciena software (the "Software") in object code form solely in connection with, and as embedded within, the Equipment,. You shall have the right to use the Software solely for your own internal use and benefit. You may make one copy of the Software and documentation solely for backup and archival purpose, however you must reproduce and affix all copyright and other proprietary rights notices that appear in or on the original. You may not, without Ciena's prior written consent, (i) sublicense, assign, sell, rent, lend, lease, transfer or otherwise distribute the Software; (ii) grant any rights in the Software or documentation not expressly authorized herein; (iii) modify the Software nor provide any third person the means to do the same; (iv) create derivative works, translate, disassemble, recompile, reverse engineer or attempt to obtain the source code of the Software in any way; or (v) alter, destroy, or otherwise remove any proprietary notices or labels on or embedded within the Software or documentation. You acknowledge that this license is subject to Section 365 of the U.S. Bankruptcy Code and requires Ciena's consent to any assignment related to a bankruptcy proceeding. Sole title to the Software and documentation, to any derivative works, and to any associated patents and copyrights, remains with Ciena or its licensors. Ciena reserves to itself and its licensors all rights in the Software and documentation not expressly granted to you. You shall preserve intact any notice of copyright, trademark, logo, legend or other notice of ownership from any original or copies of the Software or documentation. 2. Audit: Upon Ciena's reasonable request, but not more frequently than annually without reasonable cause, you shall permit Ciena to audit the use of the Software at such times as may be mutually agreed upon to ensure compliance with this Agreement. 3. Confidentiality. You agree that you will receive confidential or proprietary information ("Confidential Information") in connection with the purchase, deployment and use of the Equipment. You will not disclose Confidential Information to any third party without prior written consent of Ciena, will use it only for purposes for which it was disclosed, use your best efforts to prevent and protect the contents of the Software from unauthorized disclosure or use, and must treat it with the same degree of care as you do your own similar information, but with no less than reasonable care. You acknowledge that the design and structure of the Software constitute trade secrets and/or copyrighted materials of Ciena and agree that the Equipment is Confidential Information for purposes of this Agreement. 4. U.S. Government Use. The Software is provided to the Government only with restricted rights and limited rights. Use, duplication, or disclosure by the Government is subject to restrictions set forth in FAR Sections 52-227-14 and 52-227-19 or DFARS Section 52.227-7013(C)(1)(ii), as applicable. The Equipment and any accompanying technical data (collectively "Materials") are commercial within the meaning of applicable Federal acquisition regulations. These Materials were developed fully at private expense. U.S. Government use of the Materials is restricted by this Agreement, and all other U.S. Government use is prohibited. In accordance with FAR 12.212 and DFAR Supplement 227.7202, software delivered to you is commercial computer software and the use of that software is further restricted by this Agreement. 5. Term of License. This license is effective until terminated. Customer may terminate this license at any time by giving written notice to Ciena [or] and destroying or erasing all copies of Software including any documentation. Ciena may terminate this Agreement and your license to the Software immediately by giving you written notice of termination in the event that either (i) you breach any term or condition of this Agreement or (ii) you are wound up other than voluntarily for the purposes of amalgamation or reorganization, have a receiver appointed or enter into liquidation or bankruptcy or analogous process in your home country. Termination shall be without prejudice to any other rights or remedies Ciena may have. In the event of any termination you will have no right to keep or use the Software or any copy of the Software for any purpose and you shall destroy and erase all copies of such Software in its possession or control, and forward written certification to Ciena that all such copies of Software have been destroyed or erased.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6. Compliance with laws. You agree to comply with all applicable laws, including all import regulations, and to obtain all required licenses and permits related to installation and use of Equipment. Software, including technical data, is subject to U.S. export control laws, including the U.S. Export Administration Act and its associated regulations, and may be subject to export or import regulations in other countries. Customer agrees to comply strictly with all such regulations and acknowledges that it has the responsibility to obtain licenses to export, re-export, or import Software. 7. Limitation of Liability. ANY LIABILITY OF Ciena SHALL BE LIMITED IN THE AGGREGATE TO THE AMOUNTS PAID BY YOU FOR THE SOFTWARE. THIS LIMITATION APPLIES TO ALL CAUSES OF ACTION, INCLUDING WITHOUT LIMITATION BREACH OF CONTRACT, BREACH OF WARRANTY, NEGLIGENCE, STRICT LIABILITY, MISREPRESENTATION AND OTHER TORTS. THE LIMITATIONS OF LIABILITY DESCRIBED IN THIS SECTION ALSO APPLY TO ANY THIRD-PARTY SUPPLIER OF Ciena. NEITHER Ciena NOR ANY OF ITS THIRD-PARTY SUPPLIERS SHALL BE LIABLE FOR ANY INJURY, LOSS OR DAMAGE, WHETHER INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL INCLUDING WITHOUT LIMITATION ANY LOST PROFITS, CONTRACTS, DATA OR PROGRAMS, AND THE COST OF RECOVERING SUCH DATA OR PROGRAMS, EVEN IF INFORMED OF THE POSSIBILITY OF SUCH DAMAGES IN ADVANCE 8. General. Ciena may assign this Agreement to any Ciena affiliate or to a purchaser of the intellectual property rights in the Software, but otherwise neither this Agreement nor any rights hereunder may be assigned nor duties delegated by either party, and any attempt to do so will be void. This Agreement shall be governed by the laws of the State of Maryland (without regard to the conflict of laws provisions) and shall be enforceable in the courts of Maryland. The U.N. Convention on Contracts for the International Sale of Goods shall not apply hereto. This Agreement constitutes the complete and exclusive statement of agreement between the parties relating to the license for the Software and supersedes all proposals, communications, purchase orders, and prior agreements, verbal or written, between the parties. If any portion hereof is found to be void or unenforceable, the remaining provisions shall remain in full force and effect.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

Contents
New in this release and documentation roadmap 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs
40G OCLD circuit packs (NTK539PxE5 and NTK539RxE5) 1-1 Overview 1-1 Supported functionality 1-8 Line support 1-8 Client support 1-10 Cross-connection types 1-10 Cross-connection rates 1-10 Performance monitoring 1-10 Alarms 1-11 Equipping rules 1-13 Technical specifications 1-19 Latency 1-22 40G OCI circuit packs (NTK529SAE5, NTK529SDE5, and NTK529SJE5) 1-23 Overview 1-23 Supported functionality 1-30 Line support 1-30 Client support 1-30 Cross-connection types 1-33 Cross-connection rate 1-33 Supported CFPs 1-34 Performance monitoring 1-34 Alarms 1-35 Equipping rules 1-39 Technical specifications 1-42 Latency 1-44 40G MUX OCI circuit packs (NTK525CAE5 and NTK525CFE5) 1-45 Overview 1-45 Supported functionality 1-49 Line support 1-49 Client support 1-49 Cross-connection types 1-51 Cross-connection rate 1-51 Supported XFPs 1-51 Performance monitoring 1-53 Alarms 1-53 6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

xi 1-1

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

vi Contents Equipping rules 1-59 Technical specifications 1-62 Latency 1-62 40G XCIF circuit pack (NTK525FAE5) 1-63 Overview 1-63 Supported functionality 1-66 Cross-connection types 1-67 Cross-connection rates 1-67 Performance monitoring 1-67 Alarms 1-68 Equipping rules 1-71 Technical specifications 1-74 Latency 1-74 40G UOCLD circuit packs (NTK539XAE5 and NTK539XEE5) 1-75 Overview 1-75 Supported functionality 1-78 Line support 1-78 Client support 1-81 Cross-connection types 1-81 Cross-connection rates 1-81 Performance monitoring 1-81 Alarms 1-82 Equipping rules 1-84 Technical specifications 1-94 Latency 1-95 40G functions 1-96 40G OCLD (NTK539PxE5) and Wavelength-selective 40G OCLD (NTK539RxE5) circuit packs functions 1-96 40G OCI (NTK529SAE5), 40/43G OCI (NTK529SDE5), and 40G+ CFP OCI (NTK529SJE5) circuit packs functions 1-97 40G MUX OCI (NTK525CAE5 and NTK525CFE5) circuit packs functions 1-97 40G XCIF (NTK525FAE5) circuit packs functions 1-98 40G UOCLD (NTK539XAE5 and NTK539XEE5) circuit packs functions 1-98 OSIC circuit pack (NTK528XAE5) 1-107 Overview 1-107 Supported functionality 1-109 Line support 1-109 Client support 1-109 Alarms 1-110 Equipping rules 1-111 Technical specifications 1-112 Submarine Line Idler 10 Channel (SLIC10 C-Band) circuit pack (NTK554HA) and Submarine Line Idler 10 Channel (SLIC10 Flex C-Band) circuit pack (NTK554HC) 1-114 Overview 1-114 Supported functionality 1-117 Performance monitoring 1-117 Alarms 1-120 Equipping rules 1-120 Technical specifications 1-122 6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

Contents vii DWDM wavelengths 1-123 Latency specifications for 40G circuit packs 1-126 40G, OSIC, and SLIC10 circuit packs provisioning procedures 1-133 40G OCI / 40/43G OCI / 40G+ CFP OCI and 40G OCLD / Wavelength-selective 40G OCLD / 40G UOCLD 1-134 40G MUX OCI and 40G OCLD / Wavelength-selective 40G OCLD / 40G UOCLD 1-135 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD regenerator 1-136 40G XCIF and 40G OCLD / Wavelength-selective 40G OCLD / 40G UOCLD 1-137 OSIC submarine application 1-138 SLIC10/SLIC10 Flex submarine application 1-138 Provisioning rules summary for the 40G OCI circuit packs: 1-139 Provisioning rules summary for the 40G MUX OCI circuit packs 1-139 Provisioning rules summary for the 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs: 1-139 Provisioning rules summary for the 40G XCIF circuit packs 1-140

List of procedures
1-1 Provisioning a circuit pack automatically 1-142 1-2 Provisioning a pluggable automatically 1-143 1-3 Routing fiber-optic cables onto the 6500 shelf 1-144 1-4 Connecting fiber-optic cables to circuit packs 1-147 1-5 Adding a facility to an equipment 1-150 1-6 Editing facility parameters 1-155 1-7 Changing the protection scheme for a pair of facilities 1-157 1-8 Creating ring configurations 1-165 1-9 Adding a new entry in the communications settings 1-168 1-10 Adding transponder connections 1-170 1-11 Adding a path connection 1-173 1-12 Changing the 40G XCIF equipment mode 1-176 1-13 Changing the primary state of a facility 1-177 1-14 Changing the primary state of a circuit pack or pluggable 1-179 1-15 Deleting a facility from an equipment 1-181 1-16 Deleting a circuit pack or pluggable 1-183 Equipment and facility provisioning parameters 1-184 Equipment and facility primary and secondary states 1-184 OC192/768/STM64/256 facility parameters 1-188 ETH10G and ETH40G facility parameters 1-192 WAN facility parameters 1-197 40G MUX OCI OTM2 facility parameters 1-199 40G XCIF OTM2 facility parameters 1-203 OSIC OTM2 facility parameters 1-204 OTM3 facility parameters 1-208 FLEX facility parameters for 40G MUX (NTK525CFE5 variant) 1-219 TCMTTP and TCMCTP facility parameters 1-221 OPTMON facility parameters 1-222 IDLER facility parameters 1-223 ADJ facility parameters 1-225 Comms setting parameters 1-227 6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

viii Contents DCC/GCC support and parameters 1-227 IISIS parameters 1-229 OSPF parameters 1-232 Ring APS configuration editor parameters 1-236 Transponder connections parameters 1-238 Path connections parameters 1-242

100G circuit packs

2-1

100G OCLD (NTK539TxE5), Flex2 WaveLogic 3 OCLD (NTK539Bx), and 100G WaveLogic 3 OCLD (NTK539Ux) circuit packs 2-1 Overview 2-1 Supported functionality 2-19 Line support 2-19 Client support 2-26 Cross-connection types 2-26 Cross-connection rates 2-26 Performance monitoring 2-26 Alarms 2-26 Equipping rules 2-28 Technical specifications 2-55 Latency 2-60 100G OCI circuit packs (NTK529AAE5 and NTK529AC) 2-61 Overview 2-61 Supported functionality 2-67 Line support 2-67 Client support 2-67 Cross-connection types 2-68 Cross-connection rates 2-68 Supported CFPs 2-68 Performance monitoring 2-70 Alarms 2-70 Equipping rules 2-73 Technical specifications 2-82 Latency 2-82 100G MUX circuit packs (NTK529BAE5 and NTK529BBE5) 2-83 Overview 2-83 Supported functionality 2-95 Line support 2-95 Client support 2-95 Cross-connection types 2-98 Cross-connection rates 2-98 Supported SFP+s/XFPs 2-99 Performance monitoring 2-100 Alarms 2-101 Equipping rules 2-104 Technical specifications 2-111 Latency 2-112 Latency specifications for 100G and Flex2 WaveLogic 3 OCLD circuit packs 2-112 100G circuit packs provisioning procedures 2-125 10x10GE MUX / 10x10G MUX / 100GE OCI and 100G OCLD/100G WaveLogic 3 6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

Contents ix OCLD 2-125 100G OCI and 100G OCLD/100G WaveLogic 3 OCLD 2-126 100G OCLD/100G WaveLogic 3 OCLD regenerator 2-127 10x10GE MUX / 10x10G MUX and Flex2 WaveLogic 3 OCLD 2-128 100G OCI and Flex2 WaveLogic 3 OCLD 2-129 Flex2 WaveLogic 3 OCLD regenerator 2-130 Provisioning rules summary for the Flex2 WaveLogic 3 OCLD circuit packs 2-131

List of procedures
2-1 Provisioning a circuit pack automatically 2-134 2-2 Provisioning a pluggable automatically 2-136 2-3 Routing fiber-optic cables onto the 6500 shelf 2-137 2-4 Connecting fiber-optic cables to circuit packs 2-140 2-5 Adding a facility to an equipment 2-143 2-6 Editing facility parameters 2-147 2-7 Changing the protection scheme for a pair of facilities 2-148 2-8 Adding a new entry in the communications settings 2-152 2-9 Adding a transponder connection 2-154 2-10 Changing the equipment profile 2-156 2-11 Changing the primary state of a facility 2-158 2-12 Changing the primary state of a circuit pack or pluggable 2-160 2-13 Deleting a facility from an equipment 2-162 2-14 Deleting a circuit pack or pluggable 2-164 Equipment and facility provisioning parameters 2-165 Equipment and facility primary and secondary states 2-165 OC192/STM64 facility parameters for 100G circuit packs 2-168 ETH10G and ETH100G facility parameters 2-170 WAN facility parameters 2-175 OTM2 facility parameters 2-177 OTM4 facility parameters 2-181 FLEX facility parameters for 10x10G MUX (NTK529BB) 2-191 TCMTTP and TCMCTP facility parameters 2-193 ADJ facility parameters 2-194 Comms setting parameters 2-196 GCC support and parameters 2-196 IISIS parameters 2-197 OSPF parameters 2-200 Transponder connections parameters 2-204

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

x Contents

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

xi

New in this release and documentation roadmap


The following section details whats new in 6500 Packet-Optical Platform (6500) 40G, 100G, OSIC, and SLIC10 Circuit Packs, 323-1851-102.4 Standard Issue 3 for Release 9.3.

New features in Release 9.3 Issue 3


This technical publication was up-issued to include the following pluggable modules: 103.1G, 4x25G, WDM, SMF, 1310 nm, 10km CFP (160-9113-900) 103.1G-111.8G, 4x25G, WDM, SMF, 1310 nm, 10km CFP (160-9114-900)

New features in Release 9.3 Issue 2


This technical publication was up-issued to include some general minor updates.

New features in Release 9.3 Issue 1


The following new/enhanced features are covered in this document: new software features 100G WaveLogic 3 OCLD circuit packs STORM enhancements OTN TCM & DM enhancements 40G+ CFP OCI circuit pack (NTK529SJE5) enhancement: supporting 1+1 TPT protection scheme

Supporting documentation
The following is a list of application-specific documents that are applicable to the 6500. The 6500 Packet-Optical Platform Control Plane Application Guide, NTRN71AA, provides detailed information on Control Plane concepts, applications, and engineering rules.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

xii New in this release and documentation roadmap

The 6500 Packet-Optical Platform Submarine Networking Application Guide, NTRN72AA, provides detailed information on Submarine applications and engineering rules.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

New in this release and documentation roadmap xiii

6500 Packet-Optical Platform technical publications


The following roadmap illustrates the structure of the 6500 technical publications library.
Planning a Network Installing, Commissioning and Testing a Network Managing and Provisioning a Network Maintaining and Troubleshooting a Network Circuit Pack-Based Documentation

Documentation Roadmap (323-1851-090) Planning Ordering Information (323-1851-151) TL-1 Description (323-1851-190) Planning Parts 1, 2, 3, and 4 (NTRN10CF) Site Manager for 6500 and CPL Fundamentals (323-1851-195)

Installation, Parts 1 and 2 (323-1851-201) Commissioning and Testing (323-1851-221)

Administration and Security (323-1851-301) Configuration Provisioning and Operating Parts 1 and 2 (323-1851-310) Configuration Bandwidth and Data Services Parts 1, 2 and 3 (323-1851-320) Configuration Control Plane (323-1851-330)

Fault Management Performance Monitoring (323-1851-520) Fault Management Alarm Clearing Parts 1 and 2 (323-1851-543) Fault Management Module Replacement (323-1851-545) Fault Management Customer Visible Logs (323-1851-840)

Common Eqpt (323-1851-102.1) Electrical (323-1851-102.2) OC-n/STM-n (323-1851-102.3) 40G/100G/ OSIC/SLIC10 (323-1851-102.4) Broadband/SMUX OTN FLEX MOTR (323-1851-102.5) Photonic Equipment (323-1851-102.6) Data and Layer 2 (323-1851-102.7) OTN I/F and PKT I/F (323-1851-102.8)

SAOS-based Packet Services Documentation

Command Reference (323-1851-610)

Configuration (323-1851-630)

Fault and Performance (323-1851-650)

MIB Reference (323-1851-690)

Supporting Documentation

6500 Photonic Layer Guide (NTRN15DA)


Submarine Networking Application Guide (NTRN72AA)

6500 Data Application Guide (NTRN15BA)


6500 Control Plane Application Guide (NTRN71AA)

Network Interworking Guide (NTCA68CA)


Universal AC Rectifier Application Note (009-2012-900)

Common Photonic Layer Technical Publications

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

xiv New in this release and documentation roadmap

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-1

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs


This chapter provides an overview of the 6500 Packet-Optical Platform (6500) 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs and their associated procedures. See Table 1-1 on page 1-1 for different circuit packs covered in this chapter.
Table 1-1 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs in this chapter Topic 40G OCLD circuit packs (NTK539PxE5 and NTK539RxE5) 40G OCI circuit packs (NTK529SAE5, NTK529SDE5, and NTK529SJE5) 40G MUX OCI circuit packs (NTK525CAE5 and NTK525CFE5) 40G XCIF circuit pack (NTK525FAE5) 40G UOCLD circuit packs (NTK539XAE5 and NTK539XEE5) OSIC circuit pack (NTK528XAE5) Page 1-1 1-23 1-45 1-63 1-75 1-107

1-

Submarine Line Idler 10 Channel (SLIC10 C-Band) circuit pack 1-114 (NTK554HA) and Submarine Line Idler 10 Channel (SLIC10 Flex C-Band) circuit pack (NTK554HC)

40G OCLD circuit packs (NTK539PxE5 and NTK539RxE5) Overview


The eDC40G OCLD 1xOTU3+ DWDM C-Band circuit pack (also referred to as 40G OCLD) and eDC40G OCLD Wavelength-selective 1xOTU3+ C-Band circuit pack (also referred to as Wavelength-selective 40G OCLD) are used to implement mapping/wrapping functionality to a G.709 DWDM line. The 40G OCLD circuit packs are offered in both C-Band and L-Band. The Wavelength-selective 40G OCLD circuit packs are offered in C-Band. Also the combination of a 40G OCLD or a Wavelength-selective 40G OCLD circuit pack and a 40G OTN XCIF circuit pack (NTK620AA) provides OTN mapping (OTU3 to ODU2, ODU1, or ODU0).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-2 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

The following variants of 40G OCLD C-Band and L-Band circuit packs are supported: eDC40G OCLD Enh PMD Comp 1xOTU3+ DWDM C-Band (NTK539PAE5): up to 1800 km and 25 ps PMD performance eDC40G OCLD 1xOTU3+ DWDM C-Band (NTK539PBE5): up to 1800 km and 10 ps PMD limit eDC40G OCLD Regional 1xOTU3+ DWDM C-Band (NTK539PCE5): up to 600 km and 8 ps PMD limit eDC40G OCLD Metro 1xOTU3+ DWDM C-Band (NTK539PDE5): up to 300 km and 8 ps PMD limit eDC40G OCLD Submarine 1xOTU3+ DWDM C-Band (NTK539PEE5): Submarine reach and 25 ps PMD performance eDC40G OCLD MetroHSRx 1xOTU3+ DWDM C-Band (NTK539PFE5): up to 300 km and 11 ps PMD limit eDC40G OCLD MetroHSRx 1xOTU3+ DWDM L-Band (NTK539PUE5): up to 300 km and 11 ps PMD limit Attention: The MetroHSRx variant of the 40G OCLD circuit pack has been developed to optimize performance when used on an 565, 5100 and 5200 Advanced Services Platform optical line and allow overlay on deployed 565, 5100 and 5200 Advanced Services Platform networks. Other variants of the 40G OCLD circuit pack can also be used on the 565, 5100 and 5200 Advanced Services Platform optical line if there are special requirements, such as high PMD. The MetroHSRx variant of the 40G OCLD circuit pack must not be used on 6500 or Common Photonic Layer photonic lines as it will not provide best performance except for some very limited single span applications. The following variants of Wavelength-selective 40G OCLD C-Band circuit packs are supported: eDC40G OCLD Enh PMD Wavelength-Selective 1xOTU3+ C-Band (NTK539RAE5): up to 2300 km and 30 ps PMD limit eDC40G OCLD Wavelength-Selective 1xOTU3+ C-Band (NTK539RBE5): up to 2300 km and 10 ps PMD limit eDC40G OCLD Regional Wavelength-Selective 1xOTU3+ C-Band (NTK539RCE5): up to 1000 km and 10 ps PMD limit eDC40G OCLD Metro Wavelength-Selective 1xOTU3+ C-Band (NTK539RDE5): up to 300 km and 10 ps PMD limit eDC40G OCLD Submarine Wavelength-Selective 1xOTU3+ C-Band (NTK539REE5): Submarine reach and 30 ps PMD limit
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-3

Attention: Note that "-Sel" that appears on the faceplate label of the circuit pack is an abbreviation for "Wavelength-Selective". The 40G OCLD and Wavelength-selective 40G OCLD circuit packs include a single 40G tunable OTM3 line interface. The 40G OCLD and Wavelength-selective 40G OCLD circuit packs offer the same functionality. The Wavelength-selective 40G OCLD circuit packs offer the following additional functionalities when compared to the 40G OCLD: consume less power improved PMD tolerance improved reach Balanced PIN Coherent Receiver allowing for wavelength selectivity when used in colorless photonic systems.

Figure 1-1 on page 1-4 shows the faceplate of a 40G OCLD circuit pack and Figure 1-2 on page 1-5 shows the functional block diagram of a 40G OCLD circuit pack. Figure 1-3 on page 1-6 shows the faceplate of a Wavelength-selective 40G OCLD circuit pack and Figure 1-4 on page 1-7 shows the functional block diagram of a Wavelength-selective 40G OCLD circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-4 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-1 40G OCLD circuit pack faceplate (example: eDC40G OCLD Enh PMD Comp 1xOTU3+ DWDM C-Band variant)
Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off

eDC40G OCLD Enh PMD Comp 1xOTU3+ DWDM C-Band


Fail Ready In Use

Rx Tx
1

Transmit/receive fixed dual LC connector

Yellow circle (LOS) - Used to communicate Rx Loss of Signal


Hazard level:

S/N NT030MEE9999E

Type A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

NTUD99EE

EEEEE99999

R99

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-5 Figure 1-2 40G OCLD circuit pack block diagram (NTK539PxE5)

Left Mate

Transmit Line Mapper and Deskew

40G E/O Tx Subsystem

Backplane

Ciena FEC Backplane Interface

EOC

Laser

Receive Equalizer and Demapper

40G O/E Rx Subsystem

Right Mate

Processor Module

Sync

Power Supply

Legend E/O EOC FEC O/E Electrical/Optical Electro-Optical Control Forward Error Correction Optical/Electrical

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-6 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-3 Wavelength-selective 40G OCLD circuit pack faceplate (example: eDC40G OCLD Enh PMD Comp Wavelength-selective 1xOTU3+ C-Band variant)
Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off

eDC40G OCLD Enh PMD -Sel 1xOTU3+ C-Band


Fail Ready In Use

Rx Tx
1

Transmit/receive fixed dual LC connector

Yellow circle (LOS) - Used to communicate Rx Loss of Signal


Hazard level:

S/N NT030MEE9999E

Type A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

NTUD99EE

EEEEE99999

R99

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-7 Figure 1-4 Wavelength-selective 40G OCLD circuit pack block diagram (NTK539RxE5)

Left Mate

Transmit Line Mapper and Deskew

40G E/O Tx Subsystem

Backplane

Ciena FEC Backplane Interface

EOC

Laser

Receive Equalizer and Demapper

40G O/E Balanced Pin Coherent Rx Subsystem

Right Mate

Processor Module

Sync

Power Supply

Legend E/O EOC FEC O/E Electrical/Optical Electro-Optical Control Forward Error Correction Optical/Electrical

The 40G OCLD circuit packs (NTK539PxE5) and Wavelength-selective 40G OCLD circuit packs (NTK539RxE5) offer different functions by working with different 40G circuit packs. For complete details and graphics, refer to 40G functions on page 1-96.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-8 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Supported functionality
The 40G OCLD circuit packs (NTK539PAE5, NTK539PBE5, NTK539PCE5, NTK539PDE5, NTK539PEE5, NTK539PFE5, NTK539PUE5) and the Wavelength-selective 40G OCLD circuit packs (NTK539RAE5, NTK539RBE5, NTK539RCE5, NTK539RDE5, NTK539REE5) provide the following functionality.

Line support
one fixed OTM3 (40G) line interface (port 1) when 40G OCLD is in Broadband mode. When in OTN switching mode (POTS), the circuit pack has one fixed PTP facility. same form and fit as 10G OTSC, all physical attributes (including LEDs) are at parity with 10G OTSC G.709 wrapper (OTU3+) high coding gain FEC dual polarization QPSK modulation low to high PMD tolerance/compensation depending on the circuit pack variant for 40G OCLD/Wavelength-selective 40G OCLD circuit packs the Wavelength-selective 40G OCLD circuit pack has a Balanced PIN Coherent Receiver allowing for wavelength selectivity when used in colorless photonic systems the Wavelength-selective 40G OCLD circuit pack has two optical power detectors on its Rx interface. One for total input power (channel power + amplifier noise) and one for channel input power (the channel corresponds to the wavelength the transmitter is tuned to). The total input power corresponds to the sum total of all the wavelengths (up to 12) and amplifier noise (ASE) when connected to the Colorless Channel Mux/Demux (CCMD12) circuit pack offers a fixed C-band tunable 50 GHz-compliant DWDM line interface (1527.60 nm to 1565.50 nm) for C-band circuit packs (applicable to 40G OCLD circuit packs) offers a fixed C-band tunable 50 GHz-compliant line interface (1528.77 nm to 1566.72 nm) for C-band circuit packs (applicable only to Wavelength-selective 40G OCLD circuit packs) offers a fixed L-band tunable 50 GHz-compliant DWDM line interface (1568.77 nm to 1608.76 nm) for L-band circuit pack (applicable only to 40G OCLD circuit packs) offers a wide dynamic range receiver with automatic VOA control on the line interface receiver offers GCC0 data communications channels between Broadband interfaces
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-9

full monitoring and termination of the line G.709 OH bytes no external bits sources required (line timing or on board reference clocking is used) supports facility and terminal loopbacks on the OTM3 line facility. Terminal loopback on the 40G OCLD/Wavelength-selective 40G OCLD is bridged, that is, provisioned traffic will be sent on the line egress. supports Short Term Optical Recovery Mechanism (STORM) in colored Photonic systems (not supported in Photonic colorless systems) to enable fast signal recovery from short term outages. For more information on STORM, refer to Part 1 of Configuration - Provisioning and Operating, 323-1851-310 supports Control Plane (only for 40G OCLD; NTK539PxE5 variants) (supported as Network Control Plane facility) Attention: Refer to the 6500 Packet-Optical Platform Control Plane Application Guide, NTRN71AA, for detailed information on Control Plane concepts, applications, and engineering rules supported in this release of 6500.

Line interworking between different 40G OCLD variants or between different 40G Wavelength Selective OCLD variants are shown in the Table 1-2.

Table 1-2 40G OCLD Line interworking __40G OCLD (NTK539xx) PA


40G OCLD

40G Wavelength-Selective OCLD (NTK539xx) PF


No No No No No

PB

PC

PD

PE
No No No No Same

PU
No No No No No No Same

RA
No No No No No No No

RB
No No No No No No No

RC
No No No No No No No

RD
No No No No No No No

RE
No No No No No No No

PA PB PC PD PE PF PU

Same Partial Partial Partial Same Partial Partial Same Partial Same

Same

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-10 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-2 (continued) 40G OCLD Line interworking __40G OCLD (NTK539xx) PA
40G RA Wavelength RB Selective OCLD (NTK539xx) RC

40G Wavelength-Selective OCLD (NTK539xx) PF PU RA RB RC RD RE


No No No No Same

PB

PC

PD

PE

Same Partial Partial Partial Same Partial Partial Same Partial Same

RD RE

Note: Partial means: Performance will be reduced to the OCLD with the lesser performance specifications. For example, the NTK539PA can interwork with the NTK539PD but the link will only be able to support 8 ps mean DGD and the reach will be limited to 300 km.

Attention: Line interworking between 40G ULH OCLD variants (NTK539XA and NTK539XE) is not supported. Also, line interworking between 40G OCLD variants (NTK539Px-series or NTK539Rx-series) and 40G ULH OCLD variants (NTK539XA and NTK539XE) is not supported.

Client support
There are no client ports on the 40G OCLD and Wavelength-selective 40G OCLD circuit packs.

Cross-connection types
The 40G OCLD and Wavelength-Selective 40G OCLD circuit packs only support the 2WAY (Bidirectional) transponder and OTN cross-connection type, except ODU3 OTN connections.

Cross-connection rates
The 40G OCLD and Wavelength-Selective 40G OCLD circuit packs only support the ODU3 transponder and OTN cross-connection rate, except ODU3 OTN connections.

Performance monitoring
The 40G OCLD and Wavelength-Selective 40G OCLD circuit packs support the following monitored entities: OTM3 line interface PM collection for OTU3 layer PM collection for ODU3 layer
6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-11

Protection switch count/duration for ODU3 layer PM collection for Physical layer The 40G OCLD and Wavelength-Selective 40G OCLD circuit packs support the following monitored entities when mated with a 40G OTN XCIF circuit pack: PM collection for OTUTTP facilities PM collection for PTP facilities

For detailed information and procedures associated with performance monitoring, refer to Fault Management - Performance Monitoring, 323-1851-520.

Alarms
For a complete list of alarm clearing procedures for 6500, refer to Part 1 and Part 2 of Fault Management - Alarm Clearing, 323-1851-543.
Equipment alarms

Autoprovisioning Mismatch Circuit Pack Missing Circuit Pack Mismatch Circuit Pack Failed Circuit Pack Latch Open Circuit Pack Upgrade Failed Circuit pack Operational Capability exceeded Cold Restart Required: FPGA Changed Database Not Recovered For Slot Intercard Suspected Internal Mgmt Comms Suspected Provisioning Incompatible

OTM facility alarms

Loss Of Signal Loss Of Clock Loss of Channel (applies to Wavelength-Selective 40G OCLD) Loss Of Frame Loss Of Multiframe Pre-FEC Signal Fail

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-12 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Pre-FEC Signal Degrade TX Manual Provisioning Required TX Tuning in Progress Rx Power Out Of Range Rx Channel Power Out Of Range (applies to Wavelength-Selective 40G OCLD) TR Control Echo trace Mismatch OTU Trace Identifier Mismatch OTU BDI ODU AIS ODU LCK ODU OCI ODU Trace Identifier Mismatch ODU BDI GCC0 Link Fail GCC0 OSPF Adjacency Loss Loopback Active - Facility Loopback Active - Terminal Protection Scheme Mismatch Protection Mode Mismatch Protection Switch Byte Fail Auto Protection Switch Acknowledge Time Out Protection Exerciser Failed Protection Switch Complete - Revertive Protection Switch Complete Forced Switch Active Manual Switch Active Lockout Active Far End Protection Line Fail Loss Of Frame Loss Of Multiframe Loss Of Clock Pre-FEC Signal Fail
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

OTUTTP facility alarms

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-13

Pre-FEC Signal Degrade OTU BDI OTU Trace Identifier Mismatch Loopback Active - Facility Loopback Active - Terminal Loss Of Signal TX Manual Provisioning Required TX Tuning in Progress Rx Power Out Of Range TR Control Echo Trace Mismatch

PTP facility alarms

Photonic alarms

Adjacency Mismatch Duplicate Adjacency Discovered

Control Plane alarms

Remote Node Unreachable (OSRP line level) Configuration Mismatch Configuration Mismatch - Common ID Configuration Mismatch - Primary State

Software Auto-Upgrade alarms

Software Auto-Upgrade in Progress Software Auto-Upgrade Failed

Equipping rules
The following equipping rules apply to 40G OCLD and Wavelength-selective 40G OCLD circuit packs: is a one-port single slot interface can be equipped in any slot (1-14 except slots 7 and 8 if cross-connect circuit packs are provisioned in slots 7 and 8) of the 14-slot packet-optical, converged optical, converged optical/front electrical, or converged optical/rear electrical shelves. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with this circuit pack. can be equipped in slots 1-8, 11-18, 21-28, and 31-38 of the 32-slot packet-optical shelf. can be equipped in slots 1 to 7 of the 7-slot optical shelf.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-14 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

40G OCLD and Wavelength-selective 40G OCLD circuit packs cannot be equipped in the NTK503MAE5 and NTK503NAE5 variants of 2-slot shelf. 40G OCLD and Wavelength-selective 40G OCLD circuit packs can be equipped in slots 1 or 2 of the NTK503LA variant of 2-slot shelf. can be equipped in the same shelf with any other type of circuit pack. any adjacent two-slot combination of 40G OCI/40G OCLD, 40/43G OCI/40G OCLD, 40G+ CFP OCI/40G OCLD, or 40G MUX OCI/40G OCLD is possible (for example, 40G OCI, 40/43G OCI, or 40G MUX OCI circuit pack on left or right of 40G OCLD circuit pack) starting in any slot with the exception of connections across slots 6 to 7 and 8 to 9 for 14-slot shelf types. Note that if you are planning full-fill unprotected or regen 40G applications, connections across the above slots will not occur, as they will be using the recommended slots 1 to 2, 3 to 4, 5 to 6, 7 to 8 (not applicable to 14-slot packet-optical shelf (NTK503SA)), 9 to 10, 11 to 12, and 13 to 14 for 14-slot shelf types. any adjacent two-slot combination of 40G OCI/Wavelength-selective 40G OCLD, 40/43G OCI/Wavelength-selective 40G OCLD, 40G+ CFP OCI/Wavelength-selective 40G OCLD, or 40G MUX OCI/Wavelength-selective 40G OCLD is possible (for example, 40G OCI, 40/43G OCI, or 40G MUX OCI circuit pack on left or right of Wavelength-selective 40G OCLD circuit pack) starting in any slot with the exception of connections across slots 6 to 7 and 8 to 9 for 14-slot shelf types. Note that if you are planning full-fill unprotected or regen 40G applications, connections across the above slots will not occur, as they will be using the recommended slots 1 to 2, 3 to 4, 5 to 6, 7 to 8 (not applicable to 14-slot packet-optical shelf (NTK503SA)), 9 to 10, 11 to 12, and 13 to 14 for 14-slot shelf types. In a 2-slot optical Type 2 shelf assembly (NTK503LA) and when one 40G OCLD circuit pack is mated with one 40G+ CFP OCI circuit pack (OTR configuration), the 40G OCLD can be in slot 1 or 2 and 40G+ CFP OCI circuit pack can be in other slot. Similarly, one 40G OCLD circuit pack is mated with one 40G MUX OCI circuit pack (NTK525CFE5 variant) (MOTR configuration), the 40G OCLD can be in slot 1 or 2 and 40G MUX OCI circuit pack can be in other slot. any adjacent two-slot combination of 40G OCLD/40G XCIF or 40G OCLD/40G OTN XCIF is possible as long as 40G XCIF or 40G OTN XCIF circuit pack is in even slot (for example, 40G OCLD circuit pack on left side of 40G XCIF or 40G OTN XCIF circuit pack). The exception is slot 8 for 14-slot shelf type, and slot 10 for 32-slot shelf type.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-15

any adjacent two-slot combination of Wavelength-selective 40G OCLD/40G XCIF or Wavelength-selective 40G OCLD/40G OTN XCIF is possible as long as 40G XCIF or 40G OTN XCIF circuit pack is in even slot (for example, Wavelength-selective 40G OCLD circuit pack on left side of 40G XCIF or 40G OTN XCIF). The exception is slot 8 for 14-slot shelf type, and slot 10 for 32-slot shelf type. two 40G OCLD or Wavelength-selective 40G OCLD circuit packs provisioned in consecutive slots (except 6&7 and 8&9 for 14-slot shelf types) can be configured as an ODU3-transparent line regenerator. The first circuit pack must be in an odd slot and the second circuit pack must be in the adjacent even slot. For the 7-slot shelf, that is slots {1,2}, {3,4}, {5,6}. For the 14-slot shelf, that is slots {1,2}, {3,4}, {5,6}, {7,8 except for 14-slot packet-optical shelf (NTK503SA}, {9,10}, {11,12}, and {13,14}. For the 32-Slot shelf, that is slots {1,2}, {3,4}, {5,6}, {7,8}, {11,12}, {13,14}, {15,16}, {17,18}, {21,22}, {23,24}, {25,26}, {27,28}, {31,32}, {33,34}, {35,36}, {37,38}. Unlike 10G OC-192/STM-64 WT, 10GEL WT, 10G OTU2 WT, and 10G OTR circuit packs, where line regeneration is achieved by back to back circuit packs interconnecting the client-side interfaces using a patch cord, the line regeneration for 40G OCLD or Wavelength-selective 40G OCLD circuit packs is achieved by back to back 40G OCLD or Wavelength-selective 40G OCLD circuit packs in adjacent slots interconnecting through backplane. a 40G OCI circuit pack between two 40G OCLD or Wavelength-selective 40G OCLD circuit packs, a 40/43G OCI circuit pack between two 40G OCLD or Wavelength-selective 40G OCLD circuit packs, a 40G+ CFP OCI circuit pack between two 40G OCLD or Wavelength-selective 40G OCLD circuit packs, or a 40G MUX OCI circuit pack between two 40G OCLD or Wavelength-selective 40G OCLD circuit packs provides 1+1 OTN line-side protection. Signals are exchanged between triplets using the backplane. For 1+1 protection, the choices are: slots {1,2,3}, {4,5,6}, {9,10,11}, and {12,13,14} for 14-slot shelf types slots {1,2,3}, {4,5,6}, {13,14,15}, {16,17,18}, {21,22,23}, {24,25,26}, {33,34,35}, and {36,37,38} for 32-slot shelf type. slots {1,2,3} and {4,5,6} for 7-slot shelf type.

two 40G XCIF circuit packs and two 40G OCLD or Wavelength-selective 40G OCLD circuit packs (two pairs of 40G XCIF/40G OCLD or 40G XCIF/Wavelength-selective 40G OCLD) along with two cross-connect circuit packs provide 1+1/MSP linear and 2-Fiber BLSR/MS-SPRing protection (40G TR protected group). Signals are exchanged between the six slots using the backplane.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-16 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

for 1+1/MSP linear or 2-Fiber BLSR/MS-SPRing protection, the valid protection group slots for 40G XCIF and 40G OCLD or Wavelength-selective 40G OCLD are: {1,2,3,4}, {5,6,9,10}, and {11,12,13,14} for 14-slot shelf types and {1,2,3,4}, {5,6,7,8 except for 14-slot packet-optical shelf (NTK503SA}, {11,12,13,14}, {15,16,17,18}, {21,22,23,24}, {25,26,27,28}, {31,32,33,34}, and {35,36,37,38} for 32-slot shelf type. The 40G OCLD or Wavelength-selective 40G OCLD circuit packs are equipped in odd slots. The 40G XCIF circuit packs are equipped in even slots. for 1+1/MSP linear protection, the working Wavelength-selective 40G OCLD/40G XCIF or 40G OCLD/40G XCIF must be the two lower slot numbers of the 40G TR protected group. The protection Wavelength-selective 40G OCLD/40G XCIF or 40G OCLD/40G XCIF must be the two higher slot numbers of the 40G TR protected group. for 2-Fiber BLSR/MS-SPRing, the east Wavelength-selective 40G OCLD/40G XCIF or 40G OCLD/40G XCIF must be the two lower slot numbers of the 40G TR protected group. The west Wavelength-selective 40G OCLD/40G XCIF or 40G OCLD/40G XCIF must be the two higher slot numbers of the 40G TR protected group. up to seven regenerators (two 40G OCLDs or Wavelength-selective 40G OCLD) can be supported in a 14-slot shelf (except for 14-slot packet-optical shelf (NTK503SA) where up to six regenerators can be provisioned), up to three regenerators can be supported in a 7-slot shelf, and up to 16 regenerators can be supported in a 32-slot shelf when using the 40G OCLD or Wavelength-selective 40G OCLD circuit packs. two 40G MOTR groups (40G MUX OCI/40G OCLD or 40G MUX OCI/Wavelength-selective 40G OCLD while 40G MUX OCI circuit pack must be NTK525CFE5 variant) provisioned in consecutive slots can be configured as 1+1 protection using TPT (without any cross-connect). The first 40G MOTR group must be in the lower numbered slots (considered the working path) and the second 40G MOTR group must be in the higher numbered slots (considered the protection path). The working/protection path slot is the slot number in which the working/protection 40G MUX OCI is seated. The 40G MUX OCI circuit packs must always be in the odd slots and the 40G OCLD or Wavelength-selective 40G OCLD circuit packs in the adjacent even slots. The working and protection 40G MUX OCI circuit packs require an XFP on the client interface. For 1+1 TPT protection, the choices are slots [{1,2}, {3,4}] and [{9,10}, {11,12}] for 14-slot shelf types slots [{1,2}, {3,4}], [{13,14}, {15,16}], [{21,22}, {23,24}], and [{33,34}, {35,36}] for 32-slot shelf type. slots [{1,2}, {3,4}] for 7-slot shelf type.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-17

two 40G OTR groups (40G+ CFP OCI/40G OCLD or 40G+ CFP OCI/Wavelength-selective 40G OCLD) provisioned in consecutive slots can be configured as 1+1 protection using TPT (without any cross-connect). The first 40G OTR group must be in the lower numbered slots (considered the working path) and the second 40G OTR group must be in the higher numbered slots (considered the protection path). The working/protection path slot is the slot number in which the working/protection 40G+ CFP OCI is seated. The 40G+ CFP OCI circuit packs must always be in the odd slots and the 40G OCLD or Wavelength-selective 40G OCLD circuit packs in the adjacent even slots. The working and protection 40G+ CFP OCI circuit packs require a CFP on the client interface. For 1+1 TPT protection, the choices are slots [{1,2}, {3,4}] and [{9,10}, {11,12}] for 14-slot shelf types slots [{1,2}, {3,4}], [{5,6}, {7,8}], [{11,12}, {13,14}], [{15,16}, {17,18}], [{21,22}, {23,24}], [{25,26}, {27,28}], [{31,32}, {33,34}], and [{35,36}, {37,38}] for 32-slot shelf type. slots [{1,2}, {3,4}] for 7-slot shelf type.

the maximum number of back-to-back 40G OCLD or Wavelength-selective 40G OCLD regenerator sites is eight. requires high flow cooling fan modules (NTK507LDE5, NTK507MDE5, NTK507LS, and NTK507MS) when equipped in a 14-slot shelf. does not use any cross-connect capacity and can be installed in shelves equipped with or without cross-connect circuit packs

The following restrictions on using a cross-connect circuit pack are applied when deploying a 40G OCLD or Wavelength-selective 40G OCLD circuit pack: In a 14-slot shelf type (except for 14-slot packet-optical shelf type; NTK503SA), you cannot provision a 40G OCLD or Wavelength-selective 40G OCLD circuit pack in slot 7 or 8 if one of these slots already contains a cross-connect circuit pack. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with 40G OCLD or Wavelength-selective 40G OCLD circuit packs. In a 14-slot shelf type (except for 14-slot packet-optical shelf type; NTK503SA), you cannot provision a cross-connect circuit pack in slot 7 or 8 if one of these slots already contains a 40G OCLD or Wavelength-selective 40G OCLD circuit pack. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with 40G OCLD or Wavelength-selective 40G OCLD circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-18 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

In a 14-slot shelf type (except for 14-slot packet-optical shelf type; NTK503SA), when the 40G OCLD or Wavelength-selective 40G OCLD circuit packs are installed in slot 7 or 8, only Broadband circuit packs or Photonic circuit packs can be provisioned in the other interface slots (slots 1 to 6 and 9 to14), as MSPP interface circuit packs require a cross-connect circuit pack. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with 40G OCLD or Wavelength-selective 40G OCLD circuit packs. See Part 1 of 6500 Planning, NTRN10CF (Chapter 3) for a full list of supported Broadband and Photonic circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-19

Technical specifications
Table 1-3 lists the weight, power consumption, transmitter, and receiver specifications for the 40G OCLD optical interface circuit packs. Table 1-4 on page 1-21 lists the weight, power consumption, transmitter, and receiver specifications for the Wavelength-selective 40G OCLD optical interface circuit packs.
Table 1-3 Technical specifications for 40G OCLD optical interface circuit packs (40G line interface) Parameter 40G OCLD (NTK539PAE5/NTK539PBE5/NTK539PCE5/NTK539PDE5/ NTK539PEE5/NTK539PFE5/NTK539PUE5) 1.5 kg (3.4 lb) Typical (W): 137 (see Note 1) Power Budget (W): 147 (see Note 2) Transmitter Connector type Laser modulation Laser spectral width Line rate Tunable wavelength range LC eDC40 Dual-polarization QPSK < 1 MHz 46.0 Gbit/s (carried as 11.5 Gbaud Dual-polarization QPSK) 1527.60 nm to 1565.50 nm for C-band circuit packs (see DWDM wavelengths on page 1-123 for a list of supported wavelengths) 1568.77 nm to 1608.76 nm for L-band circuit pack Tunable wavelength spacing 50 GHz

Weight (estimated) Power consumption

Central Wavelength Accuracy +/- 2.5 GHz Transmit output power Tx Power monitor accuracy -11 to 0 dBm +/- 0.8 dB Receiver Receiver type Connector type Wavelength range PIN LC C-Band (1527.60 nm to 1565.50 nm)

Receiver sensitivity (minimum -20 dBm for NTK539PAE5/NTK539PBE5/NTK539PCE5/ EOL) NTK539PDE5/NTK539PEE5 (see Note 3) -25 dBm for NTK539PFE5 (see Note 4) -25 dBm for NTK539PUE5 (see Note 4) Receiver overload Receiver damage level 7 dBm (see Note 5) 17 dBm 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

1-20 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-3 (continued) Technical specifications for 40G OCLD optical interface circuit packs (40G line interface) Parameter 40G OCLD (NTK539PAE5/NTK539PBE5/NTK539PCE5/NTK539PDE5/ NTK539PEE5/NTK539PFE5/NTK539PUE5) +/- 0.5 dB at power levels >= -10 dBm

Rx Power monitor accuracy

Rx Optical Signal to Noise Ra- 10.4 dB tio (OSNR) FEC coding gain at 1E-15 9.2 dB (using Ciena proprietary FEC)

Polarization Mode Dispersion 25 ps [mean DGD] for NTK539PAE5 (PMD) tolerance 10 ps [mean DGD] for NTK539PBE5 8 ps [mean DGD] for NTK539PCE5 8 ps [mean DGD] for NTK539PDE5 25 ps [mean DGD] for NTK539PEE5 11 ps [mean DGD] for NTK539PFE5 11 ps [mean DGD] for NTK539PUE5 Chromatic dispersion tolerance Reach +/- 50000 ps/nm Up to 1800 km for NTK539PAE5 Up to 1800 km for NTK539PBE5 Up to 600 km for NTK539PCE5 Up to 300 km for NTK539PDE5 and NTK539PFE5 and NTK539PUE5 Submarine reach for NTK539PEE5

Note 1: The typical power consumption values are based on operation at an ambient temperature of 25 (+/-3oC) and voltage of 54 V dc (+/-2.5 V). Note 2: The power budget values are based on the maximum power consumption in an ambient temperature range from 5oC to 40oC at a voltage of 40 V dc (+/-2.5 V). These values must be used in sizing feeders and estimating theoretical maximum power draw. Note 3: The minimum received power level is -22.5 dBm which does not take into account any Rx power monitor inaccuracy. Note 4: The minimum received power level is -28 dBm which does not take into account any Rx power monitor inaccuracy. Note 5: The maximum received power level is +7.5 dBm, which does not take into account any Rx power monitor inaccuracy.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-21 Table 1-4 Technical specifications for Wavelength-selective 40G OCLD optical interface circuit packs (40G line interface) Parameter Wavelength-selective 40G OCLD (NTK539RAE5/NTK539RBE5/NTK539RCE5/NTK539RDE5/ NTK539REE5) 1.5 kg (3.4 lb) Typical (W): 95 (see Note 1) Power Budget (W): 102 (see Note 2) Transmitter Connector type Laser modulation Laser spectral width Line rate Tunable wavelength range Tunable wavelength spacing LC eDC40 Dual-polarization QPSK < 1 MHz 46.0 Gbit/s (carried as 11.5 Gbaud Dual-polarization QPSK) 1528.77 nm to 1566.72 nm for C-band circuit packs (see DWDM wavelengths on page 1-123 for a list of supported wavelengths) 50 GHz

Weight (estimated) Power consumption

Central Wavelength Accuracy +/- 2.5 GHz Transmit output power Tx Power monitor accuracy -11 to -3 dBm +/- 0.8 dB Receiver Receiver type Connector type Wavelength range Balanced PIN LC C-Band (1528.77 nm to 1566.72 nm)

Receiver sensitivity (minimum -20 dBm (per channel) (see Note 3 and Note 4) EOL) Receiver overload Receiver damage level Rx Power monitor accuracy 0 dBm (per channel) (see Note 4 and Note 5) 7 dBm (total power) (see Note 4 and Note 5) 17 dBm (total power) (see Note 4) +/- 2 dB (per channel) at power levels >= -10 dBm (see Note 4) +/- 0.5 dB (total power) at power levels >= -10 dBm (see Note 4)

Rx Optical Signal to Noise Ra- 10.0 dB tio (OSNR) FEC coding gain at 1E-15 9.2 dB (using Ciena proprietary FEC)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-22 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-4 (continued) Technical specifications for Wavelength-selective 40G OCLD optical interface circuit packs (40G line interface) Parameter Wavelength-selective 40G OCLD (NTK539RAE5/NTK539RBE5/NTK539RCE5/NTK539RDE5/ NTK539REE5)

Polarization Mode Dispersion 30 ps [mean DGD] for NTK539RAE5 (PMD) tolerance 10 ps [mean DGD] for NTK539RBE5 10 ps [mean DGD] for NTK539RCE5 10 ps [mean DGD] for NTK539RDE5 30 ps [mean DGD] for NTK539REE5 Chromatic dispersion tolerance Reach +/- 50000 ps/nm Up to 2300 km for NTK539RAE5 Up to 2300 km for NTK539RBE5 Up to 1000 km for NTK539RCE5 Up to 300 km for NTK539RDE5 Submarine reach for NTK539REE5

Note 1: The typical power consumption values are based on operation at an ambient temperature of 25 (+/-3oC) and voltage of 54 V dc (+/-2.5 V). Note 2: The power budget values are based on the maximum power consumption in an ambient temperature range from 5oC to 40oC at a voltage of 40 V dc (+/-2.5 V). These values must be used in sizing feeders and estimating theoretical maximum power draw. Note 3: The minimum per channel received power level is -22.5 dBm which does not take into account any Rx power monitor inaccuracy. Note 4: The Wavelength-Selective 40G OCLD has two optical power detectors on its Rx interface. One for total input power (that is, the sum total of all the wavelengths, up to 12 when, connected to the CCMD12 circuit pack, and amplifier noise [ASE]). And one for channel input power (the channel corresponds to the wavelength the transmitter is tuned to). When the Wavelength-Selective 40G OCLD is used in colored Photonic systems, the two 40G OCLD Rx interface detectors see similar power levels. In colored line systems, the total input power monitor is the preferred monitor for channel power since it is more accurate. Note 5: The maximum per channel received power level is 0 dBm, which does not take into account any Rx power monitor inaccuracy.

Latency
Refer to Latency specifications for 40G circuit packs on page 1-126 for 40G OCLD latency values.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-23

40G OCI circuit packs (NTK529SAE5, NTK529SDE5, and NTK529SJE5) Overview


This type of circuit pack is used to transparently map the OC-768/STM-256/OTM3/40GE clients onto an adjacent 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit pack (G.709 OTU3 frame interface) via the backplane. This release of 6500 supports the following variants of the 40G OCI circuit packs: 40G OCI 1xOC-768/STM-256 circuit pack (also referred to as 40G OCI) (NTK529SAE5) This type of circuit pack is used to transparently map the OC-768/STM-256 clients onto an adjacent 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit pack (G.709 OTU3 frame interface) via the backplane. 40G OCI 1xOC-768/STM-256/OTU3 circuit pack (also referred to as 40/43G OCI) (NTK529SDE5) This type of circuit pack is used to transparently map the OC-768/STM-256/OTM3 clients onto an adjacent 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit pack (G.709 OTU3 frame interface) via the backplane. 40G OCI Multi-Protocol 1xCFP circuit pack (also referred to as 40G+ CFP OCI) (NTK529SJE5) This type of circuit pack is used to transparently map the OC-768/STM-256/OTM3/ETH40G clients onto an adjacent 40G OCLD or, 40G UOCLD, or Wavelength-selective 40G OCLD circuit pack (G.709 OTU3 frame interface) via the backplane. Also the combination of a 40G+ CFP OCI circuit pack and a 40G OTN XCIF circuit pack (NTK620AA) provides OTN mapping (OTU3 to ODU2, ODU1, or ODU0). The 40G OCI includes a single fixed 40G OC-768/STM-256 client interface. The 40/43G OCI includes a single fixed 40G OC-768/STM-256/OTM3 client interface. The 40G+ CFP OCI includes a single pluggable 40G OC-768/STM-256/OTM3/ETH40G client interface. Figure 1-5 on page 1-24 shows the faceplate of a 40G OCI 1xOC-768/STM-256 circuit pack. Figure 1-6 on page 1-25 shows the faceplate of a 40G OCI 1xOC-768/STM-256/OTU3 circuit pack. Figure 1-7 on page 1-26 shows the faceplate of a 40G OCI Multi-Protocol 1xCFP circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-24 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Figure 1-8 on page 1-27 provides a functional block diagram of the 40G OCI circuit pack. Figure 1-9 on page 1-28 provides a functional block diagram of the 40/43G OCI circuit pack. Figure 1-10 on page 1-29 provides a functional block diagram of the 40G+ CFP OCI circuit pack.
Figure 1-5 40G OCI 1xOC-768/STM-256 circuit pack faceplate
Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off

40G OCI 1xOC-768/STM-256

Fail Ready In Use

Rx Tx
1

Transmit/receive fixed dual LC connector

Yellow circle (LOS) - Used to communicate Rx Loss of Signal


Hazard level:

S/N NT030MEE9999E

Type A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

NTUD99EE

EEEEE99999

R99

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-25 Figure 1-6 40G OCI 1xOC-768/STM-256/OTU3 circuit pack faceplate
Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off

40G OCI 1xOC-768/STM-256/OTU3

Fail Ready In Use

Rx Tx
1

Transmit/receive fixed dual LC connector

Yellow circle (LOS) - Used to communicate Rx Loss of Signal


Hazard level:

S/N NT030MEE9999E

Type A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

NTUD99EE

EEEEE99999

R99

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-26 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-7 40G OCI Multi-Protocol 1xCFP circuit pack faceplate
Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off
T 1 R

40G OCI Multi-Protocol 1xCFP Fail Ready In Use

Transmit/receive CFP dual LC connector Yellow circle (LOS) - Used to communicate Rx Loss of Signal

Hazard level:

S/N NT030MEE9999E

Type A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

NTUD99EE

EEEEE99999

R99

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-27 Figure 1-8 40G OCI circuit pack block diagram (NTK529SAE5)

Left Mate

OTU3+ Mapper

Backplane

Backplane Interface

40G Transponder Module

OTU3+ Demapper

Right Mate

Processor Module

Sync

Power Supply

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-28 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-9 40/43G OCI circuit pack block diagram (NTK529SDE5)

Left Mate

OTU3+ Mapper

Backplane

Backplane Interface

40/43G Transponder Module

OTU3+ Demapper

Right Mate

Processor Module

Sync

Power Supply

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-29 Figure 1-10 40G+ CFP OCI circuit pack block diagram (NTK529SJE5)

Left Mate

OTU3+ Mapper

Backplane

Backplane Interface

40G CFP

OTU3+ Demapper

Right Mate

Processor Module

Sync

Power Supply

The 40G OCI circuit pack (NTK529SAE5), 40/43G OCI circuit pack (NTK529SDE5), and 40G+ CFP OCI circuit pack (NTK529SJE5) offer different functions by working with different 40G circuit packs. For complete details and graphics, refer to 40G functions on page 1-96.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-30 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Supported functionality
The 40G OCI 1xOC-768/STM-256 circuit packs (NTK529SAE5), 40G OCI Multi-Protocol 1xCFP circuit packs (NTK529SJE5), and 40G OCI 1xOC-768/STM-256/OTU3 circuit packs (NTK529SDE5) provide the following functionality.

Line support
There are no line ports on the 40G OCI, 40G+ CFP OCI, and 40/43G OCI circuit packs.

Client support
40G OCI variant (NTK529SAE5) includes a fixed OC-768/STM-256 client interface (port 1) offering 39.8 Gbit/s rate to facilitate client-side interworking at OC768/STM256 signal rates. 40/43G OCI variant (NTK529SDE5) includes a fixed OC-768/STM-256/OTM3 client interface (port 1) offering 39.8 Gbit/s and 43 Gbit/s rates to facilitate client-side interworking at OC768/STM256/OTU3 signal rates. 40G+ CFP OCI variant (NTK529SJE5) includes a pluggable CFP OC-768/STM-256/ETH40G/OTM3 client interface (port 1) offering 39.8 Gbit/s, 41.3 Gbit/s, and 43 Gbit/s rates to facilitates client-side interworking at OC768/STM256/OTU3/40GE signal rates. When mated with the 40G OTN XCIF circuit pack, the 40G+ CFP OCI variant (NTK529SJE5) supports a pluggable CFP OTM3 client interface (port 1) offering 43 Gbit/s rate to facilitate client-side interworking at OTU3 signal rate. The following OTN mappings are supported for OTN switching applications: OTU3 to ODU2, ODU1, or ODU0 same form and fit as 40G OCLD or Wavelength-selective 40G OCLD all physical attributes (including LEDs) are at parity with 40G OCLD or Wavelength-selective 40G OCLD full transparency for OC-768/STM-256 clients when using 40G OCI, 40G+ CFP OCI, or 40/43G OCI ODU3 transparency on the OTU3 client of the 40G+ CFP OCI or 40/43G OCI circuit pack variant full transparency on the ETH40G client of the 40G+ CFP OCI circuit pack variant 40G OCI or 40/43G OCI circuit pack supports facility loopbacks on its client interface (OC-768/STM-256 or OTM3). 40G+ CFP OCI circuit pack supports facility and terminal loopbacks on its client interface (OC-768/STM-256, ETH40G, or OTM3). Terminal loopback on the 40G+ CFP OCI turns off the transmit laser.
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-31

G.709 wrapper (OTU3) Provisionable OTN tandem connection monitoring (TCM) for transponders (only applicable to 40G+ CFP OCI variant; NTK529SJE5 variant) offers GCC1 data communications channels between Broadband interfaces supports client side GCC0 data communications channels on the 40G+ CFP OCI or 40/43G OCI circuit pack variant a 40G OTR using the 40G OCI circuit pack can interwork with a 40G OTR using the 40/43G OCI or 40G+CFP OCI circuit pack provided that the 40/43G OCI or 40G+CFP OCI circuit pack client is provisioned as OC-768/STM-256 a 40G OTR using the 40/43G OCI circuit pack can interwork with a 40G OTR using the 40G+CFP OCI circuit pack provided that the client on the 40/43G OCI circuit pack and 40G+CFP OCI circuit pack is provisioned as OC-768/STM-256 a 40G OTR using the 40/43G OCI circuit pack can interwork with a 40G OTR using the 40G+CFP OCI circuit pack provided that the client on the 40/43G OCI circuit pack and 40G+CFP OCI circuit pack is provisioned as OTU3 a 40G MOTR using the 40G MUX OCI circuit pack (NTK525CFE5 variant) can interwork with a 40G OTR using the 40G+CFP OCI circuit pack provided that the 40G+CFP OCI circuit pack client is provisioned as OTU3 and the 40G MUX OCI circuit pack clients are not provisioned to use the 11.05G or 11.09G ODU2 rates. a 40G OTR using the 40G+CFP OCI circuit pack can interwork with a 40G OTR using the 40G+CFP OCI circuit pack when the clients are provisioned differently. The following mixes are supported: OTU3 at one end and OC-768/STM-256 at the other end. OTU3 at one end and 40GE at the other end.

supports monitoring of OC-768/STM-256 section trace for 40G OCI, 40/43G OCI and 40G+ CFP OCI circuit packs with option to edit the expected Trace value (inducing a mismatch condition) with no support to provision Tx Trace Value no external bits sources required (line timing or on board reference clocking is used)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-32 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

client protocols and mappings on 40G OCI circuit packs are shown in Table 1-5.

Table 1-5 Client protocols and mapping for 40G OCI circuit packs (NTK529SAE5, NTK529SDE5, and NTK529SJE5) Client protocol (rate) OPUk Mapping procedure Proprietary Asynchronous Mapping Procedure, PT= 0x89 Transcode + Proprietary Asynchronous Mapping Procedure, PT= 0x8B Proprietary Asynchronous Mapping Procedure, PT= 0x8A Mapping used towards OTU3 client: Bit-synchronous mapping procedure (BMP), PT= 0x03 Mapping used towards OTU3+ line: Proprietary Bit-Asynchronous Mapping Procedure, PT= 0x89 Proprietary OPU3+ OTU3, 40GE handoff (43.018G 20 ppm) ODU3 transparent, Mapping used towards timing transparent OTU3 client: Transcode + Generic Mapping Procedure (GMP), PT= 0x07 Mapping used towards OTU3+ line: Proprietary Transcode + Asynchronous Mapping Procedure, PT= 0x8B Transparency Data and timing transparent

OC-768/STM-256 Proprietary OPU3+ (39.813G 20 ppm) 40GBASE-R (41.250G 100 ppm) Proprietary OPU3+

Data and timing transparent

OTU3 Proprietary OPU3+ (43.018G 20 ppm) Proprietary OPU3+ OTU3, OC-768/STM-256 handoff (43.018G 20 ppm)

ODU3 transparent, timing transparent ODU3 transparent, timing transparent

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-33 Table 1-5 (continued) Client protocols and mapping for 40G OCI circuit packs (NTK529SAE5, NTK529SDE5, and NTK529SJE5) Client protocol (rate) OPUk Mapping procedure Mapping used towards OTU3 client: Asynchronous Mapping Procedure (AMP), PT= 20 Mapping used towards OTU3+ line: Proprietary Asynchronous Mapping Procedure, PT= 0x20 Note: OTU2 rate is OPU2 rate x 255/238 = 10.709G 20 ppm. OTU2e rate is OPU2e rate x 255/238 = 11.096G 100 ppm. OTU1e rate is OPU1e rate x 255/238 = 11.049G 100 ppm. Transparency ODU3 transparent, timing transparent

OTU3, 4xODU2 Proprietary OPU3+ handoff (43.018G 20 ppm)

Cross-connection types
The 40G OCI, 40G+ CFP OCI, and 40/43G OCI circuit packs only support the 2WAY (Bidirectional) transponder and OTN (40G+ CFP OCI only) cross-connection type.

Cross-connection rate
The 40G OCI, 40G+ CFP OCI, and 40/43G OCI circuit packs only support the ODU3 transponder and OTN (40G+ CFP OCI only) cross-connection rate.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-34 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Supported CFPs
There are no CFP ports on the 40G OCI or 40/43G OCI circuit packs. However, a 40G+ CFP OCI circuit pack contains a client CFP pluggable module as seen in Table 1-6.
Table 1-6 Supported CFP modules for the 40G+ CFP OCI circuit pack Interface circuit pack Supported CFP module

ATTENTION
Not all of the available facilities in a CFP may be supported by the 40G+ CFP OCI circuit pack. Refer to Table 1-27 on page 1-152 to find out which facility types can be supported by 40G+ CFP OCI circuit packs. 40G OCI Multi-Protocol 1xCFP (NTK529SJE5) (see Note) PCFP 40GBASE-LR4, 4x10G CWDM, SMF, 1310nm, 10km CFP (NTTA11BAE6) 40GBASE-SR4, 4x10G, MMF, 850nm, 100m, MPO, CFP (NTTA11AA) 39.8G to 44.6G, 40G Serial, SMF, 1550nm, 2km CFP (NTTA13EEE6) 41.2G to 44.6G, 4x10G CWDM, SMF, 1310 nm, 40km CFP (160-9013-900) 39.8G to 44.6G, 4x10G CWDM, SMF, 1310nm, 10km CFP (NTTA12BAE6) Note: On the 40G+ CFP OCI circuit packs, port 1 is the pluggable OC768/STM256/OTM3/ETH40G CFP client interface (40G+). There are no line ports on the 40G+ CFP OCI circuit packs. A virtual OTM3 port 1 is also provisioned by software internally on the circuit pack. This is a mapping port used to demarcate the ODU3 layer but does not have a physical connection.

Performance monitoring
The 40G OCI, 40G+ CFP OCI, and 40/43G OCI circuit packs support the following monitored entities: Client interfaces PM collection of SONET section (S)/SDH regenerator section (RS) and SONET line (L)/SDH multiplex section (MS) for OC-768/STM-256 facilities PM collection for OTU3 layer for 40/43G OCI and 40G+ CFP OCI circuit packs PM collection for ODU3 layer for OTM3 mapping layer facilities for 40G OCI, 40G+ CFP OCI, and 40/43G OCI circuit packs PM collection for protection switch count/duration for ODU3 layer for OTM3 mapping layer facilities for 40G+ CFP OCI circuit pack
6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-35

PM collection for TCMTTP, TCMCTP, ETH40G facilities for 40G+ CFP OCI circuit packs PM collection of Physical layer for OC-768/STM-256 facilities PM collection of Physical layer for OTU3 facilities for 40/43G OCI and 40G+ CFP OCI circuit packs PM collection of Physical layer for ETH40G facilities for 40G+ CFP OCI circuit packs operational measurements for ETH40G facilities for 40G+ CFP OCI circuit packs The 40G+ CFP OCI circuit pack supports the following monitored entities when mated with a 40G OTN XCIF circuit pack: PM collection for OTUTTP facilities PM collection for PTP facilities PM collection for TCMTTP and TCMCTP facilities

For detailed information and procedures associated with performance monitoring, refer to Fault Management - Performance Monitoring, 323-1851-520.

Alarms
For a complete list of alarm clearing procedures for 6500, refer to Part 1 and Part 2 of Fault Management - Alarm Clearing, 323-1851-543. Attention: Some of the alarms listed below do not apply to all three variants of the 40G OCI, 40G+ CFP OCI, and 40/43G OCI circuit packs.
Equipment alarms

Circuit Pack Missing Circuit Pack Mismatch Circuit Pack Failed Autoprovisioning Mismatch Intercard Suspected Internal Mgmt Comms Suspected Circuit Pack Latch Open

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-36 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Provisioning Incompatible Database Not Recovered For Slot Circuit Pack Upgrade Failed Cold Restart Required: FPGA Changed

Pluggable alarms (40G+ CFP OCI variant only)

Circuit Pack Missing - Pluggable Circuit Pack Mismatch - Pluggable Circuit Pack Failed - Pluggable Circuit Pack Unknown - Pluggable Autoprovisioning Mismatch - Pluggable Intercard Suspected - Pluggable Provisioning Incompatible - Pluggable

OTM facility alarms

Loss Of Signal Loss Of Clock Loss Of Frame Loss Of Multiframe Pre-FEC Signal Fail Pre-FEC Signal Degrade Rx Power Out Of Range OTU Trace Identifier Mismatch OTU Signal degrade OTU BDI ODU AIS ODU LCK ODU OCI ODU Trace Identifier Mismatch ODU BDI OPU AIS OPU Payload Type Mismatch Far End Client Signal Fail GCC0 Link Fail GCC1 Link Fail
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-37

GCC0 OSPF Adjacency Loss GCC1 OSPF Adjacency Loss Laser Off Far End Failure Triggered Loopback Active - Facility Loopback Active - Terminal Manual Switch Active Forced Switch Active Lockout active Auto Protection Switch Acknowledge Time Out Protection Switch Byte Fail Protection Channel Match Fail Far End Protection Line Fail Protection Mode Mismatch Protection Scheme Mismatch Protection Switch Complete - Revertive Protection Exerciser Failed Integrated Test Set Configured Integrated Test Set Data Save In Progress Event Log Full Mapping Mismatch

OCn/STMn facility alarms

Loss Of Signal Loss of Clock Loss Of Frame AIS Trace Identifier Mismatch Signal Fail Signal Degrade (NTK529SJE5 variants only) RFI Laser Off Far End Failure Triggered Loopback Active - Facility Loopback Active - Terminal Rx Power Out of Range
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

1-38 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Integrated Test Set Configured Integrated Test Set Data Save In Progress Event Log Full

OTUTTP facility alarms

Loss of Frame Loss Of Multiframe Loss of Clock Pre-FEC Signal Fail Pre-FEC Signal Degrade OTU Signal Degrade OTU BDI OTU Trace Identifier Mismatch

PTP Facility alarms

Loss of Signal

Ethernet alarms

Loss Of Signal Loss of Data Synch Loss of Clock Loss Of Frame Excessive Error Ratio Local Fault Remote Fault Laser Off Far End Failure Triggered Loopback Active - Facility Loopback Active - Terminal Rx Power Out of Range Integrated Test Set Configured Integrated Test Set Data Save In Progress Event Log Full ODU BDI ODU AIS ODU LCK
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

TCM Facility alarms

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-39

ODU OCI TCM Loss of Tandem Connection ODU Signal Degrade

WAN alarms

CMF UPI Mismatch Software Auto-Upgrade in Progress Software Auto-Upgrade Failed

Software Auto-Upgrade alarms

Equipping rules
The following equipping rules apply to 40G OCI, 40G+ CFP OCI, and 40/43G OCI circuit packs: are one-port single slot interfaces. can be equipped in any slot (1-14 except slots 7 and 8 if cross-connect circuit packs are provisioned in slots 7 and 8) of the 14-slot packet-optical, converged optical, converged optical/front electrical, or converged optical/rear electrical shelves. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with this circuit pack. can be equipped in slots 1-8, 11-18, 21-28, and 31-38 of the 32-slot packet-optical shelf. can be equipped in slots 1 to 7 of the 7-slot optical shelf. 40G OCI, 40G+ CFP OCI, and 40/43G OCI circuit packs cannot be equipped in the NTK503MAE5 and NTK503NAE5 variants of 2-slot shelf. 40G+ CFP OCI circuit pack can be equipped in slots 1 and 2 of the NTK503LA variant of 2-slot shelf. any adjacent two-slot combination of 40G OCI/Wavelength-selective 40G OCLD, 40G OCI/40G OCLD, 40G OCI/40G UOCLD, 40G+ CFP OCI/Wavelength-selective 40G OCLD, 40G+ CFP OCI/40G OCLD, 40G+ CFP OCI/40G UOCLD, 40/43G OCI/Wavelength-selective 40G OCLD, 40/43G OCI/40G OCLD, or 40/43G OCI/40G UOCLD is possible (for example, 40G OCI, 40G+ CFP OCI, or 40/43G OCI circuit pack on left or right of 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit pack) starting in any slot with the exception of connections across slots 6 to 7 and 8 to 9 for 14-slot shelf types. Note that if you are planning full-fill unprotected or regen 40G applications, connections across the above slots will not occur as they will be using the recommended slots 1 to 2, 3 to 4, 5 to 6, 7 to 8 (not applicable to 14-slot packet-optical shelf (NTK503SA)), 9 to 10, 11 to 12, and 13 to 14 for 14-slot shelf types.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-40 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

In a 2-slot optical Type 2 shelf assembly (NTK503LA) and when one 40G OCLD circuit pack is mated with one 40G+ CFP OCI circuit pack (OTR configuration), the 40G OCLD can be in slot 1 or 2 and 40G+ CFP OCI circuit pack can be in other slot. a 40G OCI, 40G+ CFP OCI, or 40/43G OCI circuit pack between two 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit packs provides 1+1 OTN line-side protection. Signals are exchanged between triplets using the backplane. For 1+1 protection, the choices are slots {1,2,3}, {4,5,6}, {9,10,11}, and {12,13,14} for 14-slot shelf types. slots {1,2,3}, {4,5,6}, {13,14,15}, {16,17,18}, {21,22,23}, {24,25,26}, {33,34,35}, and {36,37,38} for 32-slot shelf type. slots {1,2,3} and {4,5,6} for 7-slot shelf type.

any adjacent two-slot combination of 40G+ CFP OCI/40G OTN XCIF is possible as long as 40G OTN XCIF circuit pack is in even slot (for example, 40G+ CFP OCI circuit pack on left side of 40G OTN XCIF circuit pack). The exception is slot 8 for 14-slot shelf type, and slot 10 for 32-slot shelf type. The use of 40G OCI (NTK529SAE5) or 40/43G OCI (NTK529SDE5) circuit pack is not supported in combination with 40G OTN XCIF. two 40G OTR groups (40G+ CFP OCI/40G OCLD or 40G+ CFP OCI/Wavelength-selective 40G OCLD) provisioned in consecutive slots can be configured as 1+1 protection using TPT (without any cross-connect). The first 40G OTR group must be in the lower numbered slots (considered the working path) and the second 40G OTR group must be in the higher numbered slots (considered the protection path). The working/protection path slot is the slot number in which the working/protection 40G+ CFP OCI is seated. The 40G+ CFP OCI circuit packs must always be in the odd slots and the 40G OCLD or Wavelength-selective 40G OCLD circuit packs in the adjacent even slots. The working and protection 40G+ CFP OCI circuit packs require a CFP on the client interface. For 1+1 TPT protection, the choices are slots [{1,2}, {3,4}] and [{9,10}, {11,12}] for 14-slot shelf types slots [{1,2}, {3,4}], [{5,6}, {7,8}], [{11,12}, {13,14}], [{15,16}, {17,18}], [{21,22}, {23,24}], [{25,26}, {27,28}], [{31,32}, {33,34}], and [{35,36}, {37,38}] for 32-slot shelf type. slots [{1,2}, {3,4}] for 7-slot shelf type.

requires high flow cooling fan modules (NTK507LDE5, NTK507MDE5, NTK507LS, and NTK507MS) when equipped in a 14-slot shelf. does not use any cross-connect capacity and can be installed in shelves equipped with or without cross-connect circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-41

The following restrictions on using a cross-connect circuit pack are applied when deploying a 40G OCI, 40G+ CFP OCI, or 40/43G OCI circuit pack: In a 14-slot shelf type (except for 14-slot packet-optical shelf type; NTK503SA), you cannot provision a 40G OCI, 40G+ CFP OCI, or 40/43G OCI circuit pack in slot 7 or 8 if one of these slots already contains a cross-connect circuit pack. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with 40G OCI, 40G+ CFP OCI, or 40/43G OCI circuit packs. In a 14-slot shelf type (except for 14-slot packet-optical shelf type; NTK503SA), you cannot provision a cross-connect circuit pack in slot 7 or 8 if one of these slots already contains a 40G OCI, 40G+ CFP OCI, or 40/43G OCI circuit pack. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with 40G OCI, 40G+ CFP OCI, or 40/43G OCI circuit packs. In a 14-slot shelf type (except for 14-slot packet-optical shelf type; NTK503SA), when the 40G OCI, 40G+ CFP OCI, or 40/43G OCI circuit packs are installed in slot 7 or 8, only Broadband circuit packs or Photonic circuit packs can be provisioned in the other interface slots (slots 1 to 6 and 9 to14), as MSPP interface circuit packs require a cross-connect circuit pack. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with 40G OCI, 40G+ CFP OCI, or 40/43G OCI circuit packs. See Part 1 of 6500 Planning, NTRN10CF (Chapter 3) for a full list of supported Broadband and Photonic circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-42 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Technical specifications
Table 1-7 lists the transmitter and receiver specifications for the 40G OCI, 40G+ CFP OCI, and 40/43G OCI optical interface circuit packs. The governing document for the optical specifications for 40G OCI and 40/43G OCI circuit packs is ITU G.693, in particular application class VSR2000-3R2 for 40G OCI and application class VSR2000-3L2F for 40/43G OCI. For the 40G+ CFP OCI circuit pack, application class is tied to the CFP module used in this circuit pack.
Table 1-7 Transmitter and receiver specifications for 40G OCI, 40G+ CFP OCI, and 40/43G OCI optical interface circuit packs (40G, 40G+, and 40/43G client interface) Parameter 40G OCI (NTK529SAE5) 40/43G OCI (NTK529SDE5) 40G rate (Note 1) Weight (estimated) Power consumption 1.5 kg (3.4 lb) Typical (W): 80 (see Note 3) 43G rate (Note 2) 1.0 kg (2.1 lb) Typical (W): 33 (see Note 3) Power Budget (W): 39 (see Note 4) 40G+ CFP OCI (NTK529SJE5)

1.5 kg (3.4 lb) Typical (W): 80 (see Note 3)

Power Budget (W): 89 Power Budget (W): 91 (see Note 4) (see Note 4) Transmitter Connector type Laser modulation Wavelength range Minimum laser side mode suppression ratio (SMSR) Minimum extinction ratio Transmit output power LC IMDD NRZ 1530 nm to 1565 nm 35 dB 8.2 dB 0 to 3 dBm LC LC

(see Note 5)

IMDD NRZ IMDD NRZ 1530 nm to 1530 nm to 1565 nm 1565 nm 35 dB 8.2 dB 35 dB 8.2 dB

0 to 3 dBm 0 to 3 dBm +/- 1.5 dB N/A +/- 1.5 dB N/A

Tx power monitor accuracy +/- 1.5 dB Electronic dispersion compensation range N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-43 Table 1-7 (continued) Transmitter and receiver specifications for 40G OCI, 40G+ CFP OCI, and 40/43G OCI optical interface circuit packs (40G, 40G+, and 40/43G client interface) Parameter 40G OCI (NTK529SAE5) 40/43G OCI (NTK529SDE5) 40G rate (Note 1) Receiver Receiver type Connector type Wavelength range Receiver sensitivity (minimum EOL), BER not worse than 1E-12 PIN LC wide band (C-Band) -6 dBm PIN LC wide band (C-Band) -6 dBm PIN LC wide band (C-Band) -8 dBm (see Note 6) (see Note 5) 43G rate (Note 2) 40G+ CFP OCI (NTK529SJE5)

Minimum receiver overload 3 dBm (see Note 7) Receiver damage level Polarization mode dispersion (PMD) Maximum chromatic dispersion tolerance 5 dBm 7.5 ps [peak DGD]

3 dBm (see 3 dBm (see Note 7) Note 7) 5 dBm 7.5 ps [peak DGD] 40 ps/nm +/- 1 dB 5 dBm 7.5 ps [peak DGD] 40 ps/nm +/- 1 dB

40 ps/nm

Rx power monitor accuracy +/- 1 dB

Optical path Optical path budget MPI-S 0 to 4 dB to MPI-R Maximum optical path penalty 2 dB 0 to 4 dB 2 dB 0 to 6 dB 2 dB (see Note 5)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-44 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-7 (continued) Transmitter and receiver specifications for 40G OCI, 40G+ CFP OCI, and 40/43G OCI optical interface circuit packs (40G, 40G+, and 40/43G client interface) Parameter 40G OCI (NTK529SAE5) 40/43G OCI (NTK529SDE5) 40G rate (Note 1) 43G rate (Note 2) 40G+ CFP OCI (NTK529SJE5)

Note 1: The technical specifications written in this column for 40/43G OCI circuit packs (NTK529SDE5) are only applicable to 40G rate. Note 2: The technical specifications written in this column for 40/43G OCI circuit packs (NTK529SDE5) are only applicable to 43G rate. Note 3: The typical power consumption values are based on operation at an ambient temperature of 25 (+/-3oC) and voltage of 54 V dc (+/-2.5 V). Note 4: The power budget values are based on the maximum power consumption in an ambient temperature range from 5oC to 40oC at a voltage of 40 V dc (+/-2.5 V). These values must be used in sizing feeders and estimating theoretical maximum power draw. Note 5: For optical CFP client specifications, see the following sections in Part 3 of 6500 Planning, NTRN10CF (Chapter 8): CFP optical specifications Note 6: The BER for this application is specified after error correction only in ITU-T Rec. G.693. Note 7: Although the receiver overload threshold is set at 8.5 dBm in Site Manager, the physical power at the input of the receiver that can be guaranteed is 3 dBm and must not be exceeded.

Latency
Refer to Latency specifications for 40G circuit packs on page 1-126 for 40G OCI latency values.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-45

40G MUX OCI circuit packs (NTK525CAE5 and NTK525CFE5) Overview


The 4x10G MUX 4x10-11.1G XFP circuit pack (also referred to as 40G MUX OCI) is used for transparent aggregation of up to four 10G client channels into a G.709 OTU3+ signal for handoff across the backplane to the adjacent 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD. The 40G MUX OCI includes four 10G, XFP-based client interfaces. Each 10G client is independently configurable and independently operated. Non-OTU2 clients are first mapped into an ODU2 prior to multiplexing. OTU2 clients have the OTU2 layer terminated on ingress, resulting in an ODU2 as well. The four resulting ODU2 signals are then multiplexed into an OTU3+ frame structure and this OTU3+ is then transmitted to the 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD via the backplane. The following variants of 40G MUX OCI circuit packs are supported: NTK525CAE5 NTK525CFE5

Also the combination of a 40G MUX OCI circuit pack (NTK525CFE5 variant only) and a 40G OTN XCIF circuit pack (NTK620AA) provides the following OTN mappings. OC-192/STM-64 to ODU2 10GE to ODU2 OTU2 to ODU2, ODU1, or ODU0

The 40G MUX OCI variants offer the same functionality with NTK525CFE5 consuming less power. Table 1-8 on page 1-46 lists some other differences between two variants of 40G MUX OCI circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-46 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-8 40G MUX OCI circuit pack variants Functionality 40G MUX OCI circuit pack NTK525CAE5 NTK525CFE5 FC800 protocol support on FLEX facility (see Note 1 and Note 2) Not supported FC1200 protocol support on FLEX facility (see Note 1 and Note 2) Not supported TPT client side protection DWDM tunable XFPs G.7041 compliant Client Management Frames (CMF) and Ordered Set Transparency (see Note 3) Terminal loopback Not supported Not supported Not supported Not supported Supported Supported Supported Supported Supported Supported

Note 1: The FLEX uses a flexible facility concept where there is a common facility type (FLEX) that has a protocol attribute to indicate what facility it can support. The intent is to group all protocols into this model. For example, for the NTK525CFE5 variant of 40G MUX OCI circuit packs, the FLEX facility includes FC800 (only when using NTTP86BA or NTTP86AA XFP), and FC1200 protocols (only when using NTTP86AA, NTTP84BA, or NTTP86BA XFP). Note 2: Refer to Part 1 of Configuration - Provisioning and Operating, 323-1851-310 (Chapter 1) to see the type of pluggables used to support FC800 and FC1200 protocols in this circuit pack. Note 3: Compliancy to G.7041 Sub-clause 7.9.2.2, which provides a mapping mode that preserves the Ordered Set information of the 10GBase-R client signal by mapping Ordered Sets into their own GFP-F frames (Client Data Frame). Consequently, this mapping mode does not require the

GFP Client Management Frames (CMF) to communicate local faults, remote faults, all clears, and other PCS layer ordered set information. Therefore, this feature allows 6500 systems to better interop with other vendors products when using 10GE GFP mapping.

Attention: The NTK525CFE5 variant of the 40G MUX OCI circuit pack does not interwork with the NTK525CAE5 variant at the OTU3 layer (cannot be book-ended). This means that you cannot have an NTK525CAE5 circuit pack at one end of the 40G link and an NTK525CFE5 at the other end of the 40G link. However the NTK525CFE5 variant does interwork with the NTK525CAE5 variant via the 10G client ports. This means that you can connect an NTK525CAE5 circuit pack to a NTK525CFE5 circuit pack via XFP ports (assuming same client protocol/XFP type is used on both), therefore separating 40G channels on the same link. In-service PEC editing from NTK525CAE5 variant to NTK525CFE5 variant is supported. However the NTK525CFE5 circuit pack cannot be used as a spare for the NTK525CAE5 circuit pack unless 40G MUX OCI circuit packs at both ends of the 40G link are replaced at the same time.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-47

Attention: The NTK525CFE5 variant of the 40G MUX OCI circuit pack does not interwork with the 40G XCIF circuit pack (NTK525FAE5) in a 40G link. Use the NTK525CAE5 variant of 40G MUX OCI circuit pack to interwork with the 40G XCIF circuit pack in a 40G link. Figure 1-11 shows the faceplate of a 4x10G MUX 4x10-11.1G XFP circuit pack and Figure 1-12 on page 1-48 shows the functional block diagram of a 40G MUX OCI circuit packs.
Figure 1-11 4x10G MUX 4x10-11.1G XFP circuit pack faceplate

Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card Failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off

4x10G MUX 4x10-11.1G SFP

Fail Ready In Use

Red/yellow bi-color circle (Fail/LOS) - Used to communicate Rx Loss of Signal/optical module (XFP) fail - Red = module fail; Yellow = Rx Loss of Signal

Transmit/receive XFP dual LC connector


3

Hazard level:

S/N NT030MEE9999E

Type A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

NTUD99EE

EEEEE99999

R99

1-48 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-12 40G MUX OCI circuit pack block diagram (NTK525CAE5/NTK525CFE5)

Left Mate

10G Client Monitor 10G Client Monitor OTU3+ Mapper/ Demapper

XFP

Backplane

XFP

Backplane Interface

10G Client Monitor

XFP

10G Client Monitor

XFP

Right Mate

Processor Module

Sync

Power Supply

The 40G MUX OCI circuit packs (NTK525CAE5 and NTK525CFE5) offer different functions by working with different 40G circuit packs. For complete details and graphics, refer to 40G functions on page 1-96.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-49

Supported functionality
The 4x10G MUX 4x10-11.1G XFP circuit packs (NTK525CAE5 and NTK525CFE5) provide the following functionality.

Line support
There are no line ports on the 40G MUX OCI circuit packs (except for OTN switching and OTN Control Plane where both line and add/drop ports are supported when NTK525CFE5 circuit pack is mated with OTN XCIF circuit pack).

Client support
when in Broadband mode, up to four OC192/STM64, ETH10G, or OTM2 (at 10.7, 11.05, or 11.09) client interfaces (ports 1 to 4), a virtual OTM3 port 100 is also provisioned by software internally on the circuit pack when in OTN switching mode (POTS), up to four PTP client interfaces (ports 1 to 4) the OTN digital wrappers enable transporting any mix of the client rates shown below: complete transparency for OC-192/STM-64/10G-BASE-W (9.95328 Gbit/s) and 10GBASE-R (10.3125 Gbit/s) ODU2 transparency for OTU2 (10.7 Gbit/s), OTU2 (11.05 Gbit/s), and OTU2 (11.09 Gbit/s) each client port supports: optical power monitoring with 3 dB accuracy threshold crossings alerts (TCA) based on Rx Power High and Rx Power Low offers fixed C-band 100 GHz-compliant EML DWDM XFP client interfaces (1546.92 nm to 1554.13 nm) offers tunable C-band 50 GHz-compliant DWDM XFP tunable client interfaces (1528.38 nm to 1568.77 nm) multirate DWDM, SR, IR, and LR client via XFP optics facilitates broad cross-portfolio interoperability at 10G line rate on the client interfaces FEC support (RS8) Attention: The RS8 FEC algorithm is also known as ITU-T G.709 RS-8. GCC1 supported on the OTM3 mapping layer facility (port 100). GCC0 supported on the OTM2 client facilities (ports 1 to 4).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-50 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

40G MUX OCI circuit pack supports facility loopbacks on its client interfaces (OC-192/STM-64, ETH10G, FLEX, and OTM2). 40G MUX OCI circuit pack (NTK525CF variant only) also supports terminal loopbacks on its client interfaces (OC-192/STM-64, ETH10G, FLEX, and OTM2). Terminal loopback on the 40G MUX OCI turns off the transmit laser. Provisionable OTN tandem connection monitoring (TCM) for client ports clients protocols and mappings on 40G MUX OCI circuit packs are shown in Table 1-9:

Table 1-9 Client protocols and mapping for 40G MUX OCI circuit packs (NTK525CAE5 and NTK525CFE5) Client protocol (rate) OC-192/STM-64 (9.953G 20 ppm) 10GBASE-W (9.953G 20 ppm) OTU2 (10.709G 20 ppm) OPUk (rate) (see Note) Mapping procedure OPU2 (9.995G 20 ppm) OPU2 (9.995G 20 ppm) N/A Transparency

Bit-synchronous Mapping Data and timing transparent Procedure (BMP), PT= 0x03 Bit-synchronous Mapping Data and timing transparent Procedure (BMP), PT= 0x03 N/A N/A N/A GFP-F, PT= 0x05 ODU2 transparent, timing transparent ODU2 transparent, timing transparent ODU2 transparent, timing transparent Ethernet MAC and LF/RF transparent

OTU1e N/A (11.049G 100 ppm) OTU2e N/A (11.096G 100 ppm) 10GBASE-R OPU2 (10.313G 100 ppm) (9.995G 20 ppm) Extended OPU2 (10.000G 20 ppm)

GFP-F with Ordered Sets Ethernet MAC and preamble and ordered sets transparency transparent (NTK525CFE5 only), PT= 0x09 GFP-F, PT= 0x08F (default) Ethernet MAC and preamble transparent

Extended OPU2 (10.000G 20 ppm) OPU2e (10.356G 100 ppm) OPU1e (10.313G 100 ppm)

Bit-synchronous Mapping Data and timing transparent Procedure (BMP), PT= 0x03 Bit-synchronous Mapping Data and timing transparent Procedure (BMP), PT= 0x11

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-51 Table 1-9 (continued) Client protocols and mapping for 40G MUX OCI circuit packs (NTK525CAE5 and NTK525CFE5) Client protocol (rate) FC800 (8.500G 100 ppm) OPUk (rate) (see Note) Mapping procedure OPU2 (9.995G 20 ppm) Proprietary enhanced CBR mapping (NTK525CFE5 only), PT= 0x81 (default) Proprietary Transcode + GFP-T (NTK525CFE5 only) Transparency Data and timing transparent

FC1200 OPU2e (10.519G 100 ppm) (10.356G 100 ppm)

MAC transparent

Note: OTU2 rate is OPU2 rate x 255/238 = 10.709G 20 ppm. OTU2e rate is OPU2e rate x 255/238 = 11.096G 100 ppm. OTU1e rate is OPU1e rate x 255/238 = 11.049G 100 ppm.

Cross-connection types
The 40G MUX OCI circuit pack supports the 2WAY (Bidirectional) transponder and OTN cross-connection type, including OTN Control Plane sub-network connections.

Cross-connection rate
The 40G MUX OCI circuit pack supports the ODU3 transponder and OTN cross-connection rate, including OTN Control Plane sub-network connections.

Supported XFPs
Table 1-10 provides a list of the XFPs that are supported on the 40G MUX OCI circuit pack.
Table 1-10 Supported XFP modules for the 40G MUX OCI circuit pack Interface circuit pack Supported XFP module

ATTENTION
Not all of the available facilities in an XFP may be supported by the 40G MUX OCI circuit pack. Refer to Table 1-27 on page 1-152 to find out which facility types can be supported by 40G MUX OCI circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-52 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-10 (continued) Supported XFP modules for the 40G MUX OCI circuit pack Interface circuit pack 4x10G MUX 4x10-11.1G XFP (NTK525CAE5 and NTK525CFE5) (see Note 1) Supported XFP module P10GSEL OC192/STM64 IR-2 / S-64.2 / 10GBase-ER,EW (NTTP80DA) P10GEL 10GBASE-SR/SW, 850 nm, 30-300 m, MMF (NTTP81AA) (see Note 2) P10GSOEL OC192/STM64 SR-1/ I-64.1 / 10GBase-LR,LW / OTU2 / 10G FC1200 (NTTP84BA) Multirate 15xx.yy nm EML DWDM 1600 ps/nm XFP (NTK587Ax to NTK587Dx where x= see Note 3) 5G-11.09G multirate 1310 nm (NTTP86BAE6), only supported in NTK525CFE5 variant 8.5G-10.52G multi-rate, 850nm MMF (NTTP86AA), only supported in NTK525CFE5 variant 9.95G-11.1G multirate 1550 nm (NTTP84AAE6) 9.95G-11.1G multirate 1550 nm (NTTP81KAE6) PXFP Multirate 15xx.yy nm EML DWDM 800 ps/nm XFP (NTK587Ex to NTK587Hx where x= see Note 3) Multirate 15xx.yy nm DWDM 3200 ps/nm XFP (NTK588xx where xx= see Note 3), only supported in NTK525CAE5 variant Multirate 1528.38 to 1568.77 (1-88) 50GHz DWDM XFP (NTK583AAE6) Multirate 1528.38 to 1568.77 (1-88) 50GHz Type 2 DWDM XFP (NTK583AB) Multirate 15xx.yy 15xx.yy Tunable Dispersion Tolerant DWDM (NTK589xx where xx= see Note 3) (only applicable to NTK525CFE5 variant) Note 1: On the 40G MUX OCI circuit packs, port 1 to 4 are the client interfaces (FC800, FC1200, OC192/STM64, ETH10G, or OTM2 (at 10.7, 11.05, or 11.09) when 40G MUX OCI is in Broadband mode and PTP when in OTN switching mode (POTS)). There is no line ports on 40G MUX OCI circuit packs. Note 2: MMF stands for multi-mode fiber. Note 3: Refer to Planning - Ordering Information, 323-1851-151, Chapter 3: Table Multirate DWDM/CWDM pluggable optics modules (XFP), for the complete list of ordering codes.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-53

Performance monitoring
The 40G MUX OCI circuit pack supports the following monitored entities: OTM3 mapping layer interface PM collection for ODU3 layer Protection switch count/duration for ODU3 layer OTM2 mapping layer interface PM collection for ODU2 layer Client interfaces PM collection of SONET section (S)/SDH regenerator section (RS) and SONET line (L)/SDH multiplex section (MS) for OC-192/STM-64 facility PM collection for OTU2 layer PM collection for ODU2 layer PM collection for TCMTTP, TCMCTP, ETH10G, FLEX (FC800 and FC1200), and WAN facilities PM collection for Physical layer, except for WAN facilities operational measurements for ETH10G, FLEX (FC800 and FC1200), and WAN facilities The 40G MUX OCI circuit pack supports the following monitored entities when mated with a 40G OTN XCIF circuit pack: PM collection for STTP facilities PM collection for OTUTTP facilities PM collection for ETTP facilities PM collection for PTP facilities operational measurements for ETTP facilities

For detailed information and procedures associated with performance monitoring, refer to Fault Management - Performance Monitoring, 323-1851-520.

Alarms
For a complete list of alarm clearing procedures for 6500, refer to Part 1 and Part 2 of Fault Management - Alarm Clearing, 323-1851-543.
Equipment alarms

Circuit Pack Missing Circuit Pack Mismatch Circuit Pack Failed


40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

1-54 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Autoprovisioning Mismatch Intercard Suspected Internal Mgmt Comms Suspected Circuit Pack Latch Open Provisioning Incompatible Database Not Recovered For Slot Circuit Pack Upgrade Failed Cold Restart Required: FPGA Changed

Pluggable alarms

Circuit Pack Missing - Pluggable Circuit Pack Mismatch - Pluggable Circuit Pack Failed - Pluggable Circuit Pack Unknown - Pluggable Autoprovisioning Mismatch - Pluggable Intercard Suspected - Pluggable Provisioning Incompatible - Pluggable

OTM facility alarms

Loss Of Signal Loss Of Clock Loss Of Frame Loss Of Multiframe Pre-FEC Signal Fail Pre-FEC Signal Degrade Rx Power Out Of Range OTU Trace Identifier Mismatch OTU Signal Degrade OTU BDI ODU AIS ODU LCK ODU OCI ODU Trace Identifier Mismatch ODU BDI OPU AIS
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-55

OPU Payload Type Mismatch GCC0 Link Failure GCC1 Link Failure GCC0 OSPF Adjacency Loss GCC1 OSPF Adjacency Loss Laser Off far End Failure Triggered Loopback Active - Facility Loopback Active - Terminal Protection Scheme Mismatch Protection Mode Mismatch Protection Switch Byte Fail Auto Protection Switch Acknowledge Time Out Protection Exerciser Failed Protection Switch Complete - Revertive Forced Switch Active Manual Switch Active Lockout Active Far End Protection Line Fail Multiplexed Rate Mismatch TX Tuning in Progress TX Manual Provisioning Required

OCn/STMn facility alarms

Loss Of Signal Loss of Clock Loss Of Frame AIS Trace Identifier Mismatch Signal Fail RFI Laser Off far End Failure Triggered Loopback Active - Facility Loopback Active - Terminal Rx Power Out of Range
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

1-56 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Frequency Out of Range TX Manual Provisioning Required TX Tuning in Progress

Ethernet and fiber channel facility alarms

Loss Of Signal Loss of Clock Loss Of Frame Excessive Error Ratio Local Fault Remote Fault Laser Off far End Failure Triggered Loopback Active - Facility Loopback Active - Terminal Rx Power Out of Range Frequency Out of Range TX Manual Provisioning Required TX Tuning in Progress

OTUTTP facility alarms

Loopback Active - Facility Loopback Active - Terminal Loss of Frame Loss Of Multiframe Loss of Clock Pre-FEC Signal Fail Pre-FEC Signal Degrade OTU Signal Degrade OTU BDI OTU Trace Identifier Mismatch

ETTP facility alarms

Loss of Clock Loss Of Frame Excessive Error Ratio Local Fault


40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-57

Remote Fault Loopback Active - Facility Loopback Active - Terminal Frequency Out of Range OPU Payload Type Mismatch OPU AIS Far End Client Signal Fail

STTP facility alarms

Loss of Clock Loss Of Frame AIS RFI Signal Fail Signal Degrade Frequency Out of Range OPU Payload Type Mismatch OPU AIS Far End Client Signal Fail Loopback Active - Facility Loopback Active - Terminal Loopback Active - Facility Loopback Active - Terminal Loss of Signal Loss of Data Synch Loss of Clock Excessive Error Ratio Laser Off far End Failure Triggered Rx Power Out of Range Fiber Channel Link Not Operational Local Fault Remote Fault

Flex facility alarms

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-58 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs TCM Facility alarms

ODU BDI ODU AIS ODU LCK ODU OCI TCM Loss of Tandem Connection ODU Signal Degrade

WAN alarms

Link Down Loss of Frame delineation Far End Client Rx Signal Failure CMF UPI Mismatch

Photonic alarms

Adjacency Mismatch Duplicate Adjacency Discovered

Software Auto-Upgrade alarms

Software Auto-Upgrade in Progress Software Auto-Upgrade Failed

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-59

Equipping rules
The following equipping rules apply to 40G MUX OCI circuit packs: is a four-port single slot interface can be equipped in any slot (1-14 except slots 7 and 8 if cross-connect circuit packs are provisioned in slots 7 and 8) of the 14-slot packet-optical, converged optical, converged optical/front electrical, or converged optical/rear electrical shelves. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with this circuit pack. Attention: All 40G-capable slots in a 6500 shelf can be equipped with 40G groups if the shelf is adequately powered. However, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to the "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8). can be equipped in slots 1-8, 11-18, 21-28, and 31-38 of the 32-slot packet-optical shelf can be equipped in slots 1 to 7 of the 7-slot optical shelf. both NTK525CAE5 and NTK525CFE5 variants of 40G MUX OCI circuit pack cannot be equipped in the NTK503MAE5 and NTK503NAE5 variants of 2-slot shelf. NTK525CFE5 variant of 40G MUX OCI circuit pack can be equipped in slots 1 and 2 of the NTK503LA variant of 2-slot shelf. can be equipped in the same shelf with any other type of circuit pack. any adjacent two-slot combination of 40G MUX OCI/40G OCLD or 40G MUX OCI/Wavelength-selective 40G OCLD is possible (for example, 40G MUX OCI circuit pack on left or right of 40G OCLD or Wavelength-selective 40G OCLD circuit pack) starting in any slot with the exception of connections across slots 6 to 7 and 8 to 9 for 14-slot shelf types. Note that if you are planning full-fill unprotected or regen 40G applications, connections across the above slots will not occur, as they will be using the recommended slots 1 to 2, 3 to 4, 5 to 6, 7 to 8 (not applicable to 14-slot packet-optical shelf (NTK503SA)), 9 to 10, 11 to 12, and 13 to 14 for 14-slot shelf types. However for 40G MUX OCI/40G UOCLD slot combination, you must see the details in 40G UOCLD circuit packs (NTK539XAE5 and NTK539XEE5) on page 1-75.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-60 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

In a 2-slot optical Type 2 shelf assembly (NTK503LA) and when one 40G OCLD circuit pack is mated with one 40G MUX OCI circuit pack (NTK525CFE5 variant) (MOTR configuration), the 40G OCLD can be in slot 1 or 2 and 40G MUX OCI circuit pack can be in other slot. a 40G MUX OCI circuit pack between two 40G OCLD or Wavelength-selective 40G OCLD circuit packs provides 1+1 OTN line-side protection. Signals are exchanged between triplets using the backplane. For 1+1 protection, the choices are: slots {1,2,3}, {4,5,6}, {9,10,11}, and {12,13,14} for 14-slot shelf types slots {1,2,3}, {4,5,6}, {13,14,15}, {16,17,18}, {21,22,23}, {24,25,26}, {33,34,35}, and {36,37,38} for 32-slot shelf type. slots {1,2,3} and {4,5,6} for 7-slot shelf type.

a 40G MUX OCI circuit pack between two 40G UOCLD circuit packs provides 1+1 OTN line-side protection. Signals are exchanged between triplets using the backplane. For 1+1 protection, the choices are slots {2,3,4,5,6} and {10,11,12,13,14} for 14-slot shelf types slots {2,3,4,5,6}, {14,15,16,17,18}, {22,23,24,25,26}, and {34,35,36,37,38} for 32-slot shelf type. slots {2,3,4,5,6} for 7-slot shelf type.

two 40G MOTR groups (40G MUX OCI/40G OCLD or 40G MUX OCI/ Wavelength-selective 40G OCLD while 40G MUX OCI circuit pack must be NTK525CFE5 variant) provisioned in consecutive slots can be configured as 1+1 protection using TPT (without any cross-connect). The first 40G MOTR group must be in the lower numbered slots (considered the working path) and the second 40G MOTR group must be in the higher numbered slots (considered the protection path). The working/protection path slot is the slot number in which the working/protection 40G MUX OCI is seated. The 40G MUX OCI circuit packs must always be in the odd slots and the 40G OCLD or Wavelength-selective 40G OCLD circuit packs in the adjacent even slots. The working and protection 40G MUX OCI circuit packs require an XFP on the client interface. The 40G OCLD or Wavelength-selective 40G OCLD at one end of protection group must talk to the same 40G OCLD or Wavelength-selective 40G OCLD at the other end of protection group. any adjacent two-slot combination of 40G MUX OCI/40G OTN XCIF is possible as long as 40G OTN XCIF circuit pack is in even slot (for example, 40G MUX OCI circuit pack on left side of 40G OTN XCIF circuit pack). The exception is slot 8 for 14-slot shelf type, and slot 10 for 32-slot shelf type. The use of NTK525CAE5 variant of 40G MUX OCI circuit pack is not supported in combination with 40G OTN XCIF. the maximum number of back-to-back 40G Mux OCI regenerator sites is eight.
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-61

Attention: The regen limits do not apply to "daisy chain/ loopback" systems acceptance test set soaks. It is expected that the number of "daisy chain/ loopback" XFP connections can exceed these limits for idle test set soaks (no fiber pulls, card re-seats, protection switching, etc.) at ambient temperature with nominal clock frequencies. requires high flow cooling fan modules (NTK507LDE5, NTK507MDE5, NTK507LS, and NTK507MS) when equipped in a 14-slot shelf. does not use any cross-connect capacity and can be installed in shelves equipped with or without cross-connect circuit packs

The following restrictions on using a cross-connect circuit pack are applied when deploying a 40G MUX OCI circuit pack: In a 14-slot shelf type (except for 14-slot packet-optical shelf type; NTK503SA), you cannot provision a 40G MUX OCI circuit pack in slot 7 or 8 if one of these slots already contains a cross-connect circuit pack. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with 40G MUX OCI circuit packs. In a 14-slot shelf type (except for 14-slot packet-optical shelf type; NTK503SA), you cannot provision a cross-connect circuit pack in slot 7 or 8 if one of these slots already contains a 40G MUX OCI circuit pack. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with 40G MUX OCI circuit packs. In a 14-slot shelf type (except for 14-slot packet-optical shelf type; NTK503SA), when the 40G MUX OCI circuit packs are installed in slot 7 or 8, only Broadband circuit packs or Photonic circuit packs can be provisioned in the other interface slots (slots 1 to 6 and 9 to14), as MSPP interface circuit packs require a cross-connect circuit pack. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with 40G MUX OCI circuit packs. See Part 1 of 6500 Planning, NTRN10CF (Chapter 3) for a full list of supported Broadband and Photonic circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-62 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Technical specifications
Table 1-11 lists the weight, power consumption, and XFP specifications for the 40G MUX OCI optical interface circuit pack.
Table 1-11 Technical specifications for 40G MUX optical interface circuit pack Parameter NTK525CAE5 Weight (estimated) Power consumption 1.1 kg (2.5 lb) Typical (W): 80 (see Note 1 and Note 3) 40G MUX OCI NTK525CFE5 1.0 kg (2.2 lb) Typical (W): 36 (see Note 1 and Note 3)

Power Budget (W): 88 Power Budget (W): 36 (see Note 2 and Note 3) (see Note 2 and Note 3) XFP specifications (see Note 4) Note 1: The typical power consumption values are based on operation at an ambient temperature of 25 (+/-3oC) and voltage of 54 V dc (+/-2.5 V). Note 2: The power budget values are based on the maximum power consumption in an ambient temperature range from 5oC to 40oC at a voltage of 40 V dc (+/-2.5 V). These values must be used in sizing feeders and estimating theoretical maximum power draw. Note 3: For this circuit pack that must be equipped with XFPs, the power values published in this table do not include XFPs power values. You must add 2 W to typical power value and 3 W to power budget for each XFP module with reach less than IR-2/S-64.2b. You must add 3 W to typical power value and 4 W to power budget for each XFP module with IR-2/S-64.2b reach or greater. Note 4: For optical XFP client specifications, see the following sections in Part 3 of 6500 Planning, NTRN10CF (Chapter 8): Optical specifications for 10G XFPs used for SONET/SDH applications Optical specifications for 10G XFPs used for 10G Ethernet applications XFP transmitter, receiver, and link specifications for OTU2 applications Multirate DWDM/CWDM XFP optical specifications Multirate Tunable DWDM XFP optical specifications

Latency
Refer to Latency specifications for 40G circuit packs on page 1-126 for 40G MUX OCI latency values.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-63

40G XCIF circuit pack (NTK525FAE5) Overview


The XC I/F 40G STS-1/HO circuit pack (also referred to as 40G XCIF) allows STS-n grooming capabilities between 6500 MSPP interfaces and 6500 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit packs by using the shelf cross-connect circuit pack. It provides the following capabilities: 40G line integration within 6500 MSPP applications 40G interfacing with the existing cross-connect architecture leveraging of the existing STS traffic routing and protection capabilities of the cross-connect for 40G circuit packs

The 40G XCIF circuit pack provides up to 40G of bandwidth shared between two slots for STSn/STMn traffic as follows: 20G from/to the cross-connect circuit pack to/from the 40G XCIF slot 20G from/to the cross-connect circuit pack via the mate 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD slot to/from the 40G XCIF slot Attention: The NTK525CFE5 variant of the 40G MUX OCI circuit pack does not interwork with the 40G XCIF circuit pack (NTK525FAE5) in a 40G link. Use the NTK525CAE5 variant of 40G MUX OCI circuit pack to interwork with the 40G XCIF circuit pack in a 40G link. Figure 1-13 on page 1-64 shows the faceplate of a 40G XCIF circuit pack and Figure 1-14 on page 1-65 shows the functional block diagram of a 40G XCIF circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-64 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-13 40G XCIF circuit pack faceplate
Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off

XC I/F 40G STS-1/HO

Fail Ready In Use

S/N NT030MEE9999E

Type A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

NTUD99EE

EEEEE99999

R99

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-65 Figure 1-14 40G XCIF circuit pack block diagram (NTK525FAE5)

Mate

40G Backplane Interface

OTU3+ Mapper/ Demapper

Backplane

XC

40G / 4 x10G SONET/SDH OHP

Processor Module

Sync

Power Supply

Legend OHP Overhead Processor

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-66 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

The 40G XCIF circuit pack (NTK529FAE5) offers different functions by working with different 40G circuit packs. For complete details and graphics, refer to 40G functions on page 1-96.

Supported functionality
The 40G XCIF circuit packs (NTK525FAE5) provide the following functionality. supports up to four virtual OC-192/STM-64 ports (101-104) that are user manually provisioned, up to four virtual OTM2 10.7G ports (101-104) that are auto-created when the OC-192/STM-64 ports are user provisioned and one OTM3 virtual port (port 100) that is auto-created when the 40G XCIF equipment is provisioned. The OC-192/STM-64 facilities can be manually provisioned provided that the 40G XCIF circuit pack is mated with the adjacent 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit pack (that is, an ODU3 connection is assigned between the 40G XCIF OTM3 facility and the 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD OTM3 facility). offers OTU2 rate of 10.709 Gbit/s for OTM2 facility terminates section/RS and line/MS overhead on OC-192/STM-64 facilities terminates section/RS and line/MS overhead bytes in Rx direction inserts section/RS and line/MS overhead bytes in Tx direction terminates GCC1 overhead on OTM3 facility terminates GCC1 overhead bytes in Rx direction inserts GCC1 overhead bytes in Tx direction line/MS DCC for SONET/SDH Control Plane supports unprotected, 2-Fiber BLSR/MS-SPRing, 1+1/MSP linear, and UPSR/SNCP traffic protection schemes on the four virtual OC-192/STM-64 ports (101-104) line timing synchronization support (provides the handover between the line timing and the shelf) supports SSM monitoring/generation supports Control Plane (supported as both add/drop Control Plane facility and Network Control Plane facility) Attention: Refer to the 6500 Packet-Optical Platform Control Plane Application Guide, NTRN71AA, for detailed information on Control Plane concepts, applications, and engineering rules supported in this release of 6500.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-67

Cross-connection types
The 40G XCIF circuit pack supports the following cross-connection types: path cross-connection types when connecting to a shelf cross-connect circuit pack: 1WAY (Unidirectional) 2WAY (Bidirectional) 1WAYPR (Unidirectional Path Ring) 2WAYPR (Bidirectional Path Ring) 2WAYDPR (Dual Bidirectional Path Ring) Transponder cross-connection type when connecting to a 40G OCLD, Wavelength-Selective 40G OCLD, or 40G UOCLD circuit pack: 2WAY (Bidirectional)

Cross-connection rates
The 40G XCIF circuit pack supports the following cross-connection rates: path cross-connection rates when connecting to a shelf cross-connect circuit pack for OC-192/STM-64 facilities STS1/HO VC3, STS3c/VC4, STS12c/VC4-4c, STS24c/VC4-8c, STS48c/VC4-16c and STS192c/VC4-64c Transponder cross-connection rate when connecting to a 40G OCLD or Wavelength-Selective 40G OCLD circuit pack ODU3

Performance monitoring
The 40G XCIF circuit pack supports the following monitored entities: PM collection for ODU3 layer PM collection of SONET section (S)/SDH regenerator section (RS), SONET line (L)/SDH multiplex section (MS), and SONET path (P)/SDH path (P) for OC-192/STM-64 facilities PM collection for ODU2 layer PM collection for STS1, STS3c/VC4, STS12c/VC4-4c, STS24c/VC4-8c, STS48c/VC4-16c, and STS192/VC4-64c concatenated payloads

For detailed information and procedures associated with performance monitoring, refer to Fault Management - Performance Monitoring, 323-1851-520.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-68 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Alarms
For a complete list of alarm clearing procedures for 6500, refer to Part 1 and Part 2 of Fault Management - Alarm Clearing, 323-1851-543.
Equipment alarms

Circuit Pack Missing Circuit Pack Mismatch Circuit Pack Failed Autoprovisioning Mismatch Intercard Suspected Internal Mgmt Comms Suspected Circuit Pack Latch Open Provisioning Incompatible Database Not Recovered For Slot Circuit Pack Upgrade Failed Cold Restart Required: FPGA Changed Warm Restart Required

OTM facility alarms

ODU AIS ODU LCK ODU OCI ODU Trace Identifier Mismatch ODU BDI OPU AIS OPU Payload Type Mismatch GCC1 Link Fail GCC1 OSPF Adjacency Loss Multiplexed Rate Mismatch

OCn/STMn facility alarms

AIS Auto Protection Switch Acknowledge Time Out DCC OSPF Adjacency Loss Far End Protection Line Fail Forced Ring Switch Active
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-69

Forced Switch Active LINE DCC Link Failure LINE DCC OSPF Adjacency Loss Lockout Active Lockout Protection Active Lockout Working Ring Active Loopback Active Loss Of Frame Manual Ring Switch Active Node Id Mismatch Protection Switch Fail Protection Scheme Mismatch Protection Mode Mismatch Protection Switch Byte Fail Protection Channel Match Fail Protection Exerciser Failed Protection Switch Complete Protection Default K-bytes Protection Invalid K-bytes Ring Protection Switch Complete RFI Signal Fail Signal degrade SECTION DCC Link Failure SECTION DCC OSPF Adjacency Loss Trace Identifier Mismatch

STS Path alarms

Loss of Pointer AIS Unequipped Trace Identifier Mismatch Payload Label Mismatch Excessive Error Rate
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

1-70 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Signal Degrade RFI Forced Switch Active Test Access in Progress - Monitor E Test Access in Progress - Monitor F Test Access in Progress - Monitor EF Test Access in Progress - Split A Test Access in Progress - Split B Test Access in Progress - Split E Test Access in Progress - Split F Test Access in Progress - Split EF Loopback Active - Facility Loopback Active - Terminal Traffic Squelched

Control Plane alarms

Remote Node Unreachable (OSRP line level) Configuration Mismatch Configuration Mismatch - Common ID Configuration Mismatch - Primary State

Common alarms

Timing Distribution Loss Of Reference - n Ref (n=1 to 4) Timing Distribution Forced Switch - n Ref Timing Distribution Lockout - n Ref Timing Generation Loss Of Reference - n Ref - Major Timing Generation Loss Of Reference - n Ref - Minor Timing Generation Forced Switch - n Ref Timing Generation Lockout - n Ref Software Auto-Upgrade in Progress Software Auto-Upgrade Failed

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-71

Equipping rules
The following equipping rules apply to 40G XCIF circuit packs: is a single-slot circuit pack with no physical port but it has a virtual OTM3 port 100, four virtual OC-192/STM-64 ports (ports 101-104) and four virtual OTM2 ports (ports 101-104) that are provisioned by software internally on the circuit pack. can be equipped in the 14-slot converged optical, converged optical/front electrical, converged optical/rear electrical, or packet-optical shelves in even slots (2, 4, 6, 10, 12, and 14) if mated with a 40G OCLD or Wavelength-selective 40G OCLD circuit pack. different slots if mated with a 40G UOCLD circuit pack (as defined as follows) 40G XCIF in slot 1 when mated with 40G UOCLD in slot 2/3 40G XCIF in slot 6 when mated with 40G UOCLD in slot 4/5 40G XCIF in slot 9 when mated with 40G UOCLD in slot 10/11 40G XCIF in slot 14 when mated with 40G UOCLD in slot 12/13

Attention: When mated with a 40G OCLD or Wavelength-selective 40G OCLD circuit pack in a 14-slot shelf type, the 40G XCIF is only supported when using with STS-1/VC-3 (160/0), 240G+ STS-1/VC-3 (240/0), or 240G+/80G VT1.5/VC-12 (240/80) cross-connect circuit packs. Also if the 14-slot shelf is equipped with X-Conn 160G+ STS-1/VC-3 (160/0) circuit packs (NTK557BA), the 40G XCIF circuit pack can be only equipped in slots 6 and 10. When mated with a 40G UOCLD circuit pack in a 14-slot shelf type, the 40G XCIF is only supported when using with 240G+ STS-1/VC-3 (240/0) or 240G+/80G VT1.5/VC-12 (240/80) cross-connect circuit packs.

Attention: All 40G-capable slots in a 6500 shelf can be equipped with 40G groups if the shelf is adequately powered. However, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to the "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-72 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

can be equipped in the 32-slot packet-optical shelf in even slots (2, 4, 6, 8, 12, 14, 16, 18, 22, 24, 26, 28, 32, 34, 36, and 38) if mated with a 40G OCLD or Wavelength-selective 40G OCLD circuit pack. different slots if mated with a 40G UOCLD circuit pack (as defined as follows) 40G XCIF in slot 1 when mated with 40G UOCLD in slot 2/3 40G XCIF in slot 6 when mated with 40G UOCLD in slot 4/5 40G XCIF in slot 13 when mated with 40G UOCLD in slot 14/15 40G XCIF in slot 18 when mated with 40G UOCLD in slot 16/17 40G XCIF in slot 21 when mated with 40G UOCLD in slot 22/23 40G XCIF in slot 26 when mated with 40G UOCLD in slot 24/25 40G XCIF in slot 33 when mated with 40G UOCLD in slot 34/35 40G XCIF in slot 38 when mated with 40G UOCLD in slot 36/37

Attention: In a 32-slot shelf type, the 40G XCIF is only supported when using X-Conn 640G+ STS-1/VC-3 (640/0) circuit packs (NTK610BBE5). cannot be equipped in the 7-slot optical shelf. cannot be equipped in the 2-slot shelf. it cannot be operated as a single circuit pack and must be mated with a 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit pack. two 40G XCIF circuit packs and two 40G OCLD or Wavelength-selective 40G OCLD circuit packs form a 40G TR protected group. The protection group circuit packs provide 1+1/MSP linear and 2-Fiber BLSR/MS-SPRing protection with support from a cross-connect circuit pack where signals are exchanged between the 40G OCLD/40G XCIF or Wavelength-selective 40G OCLD/40G XCIF pairs and the shelf cross-connect over the backplane. the combination of 40G XCIF and 40G UOCLD circuit packs can only form unprotected group (no 40G UOCLD/40G XCIF protected group in this release).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-73

for 1+1/MSP linear or 2-Fiber BLSR/MS-SPRing protection, the valid protection group slots for 40G XCIF and 40G OCLD or Wavelength-selective 40G OCLD are: {1,2,3,4}, {5,6,9,10}, and {11,12,13,14} for 14-slot shelf types and {1,2,3,4}, {5,6,7,8}, {11,12,13,14}, {15,16,17,18}, {21,22,23,24}, {25,26,27,28}, {31,32,33,34}, and {35,36,37,38} for 32-slot shelf type. The 40G OCLD or Wavelength-selective 40G OCLD circuit packs are equipped in odd slots. The 40G XCIF circuit packs are equipped in even slots. for 1+1/MSP linear protection, the working 40G OCLD/40G XCIF or Wavelength-selective 40G OCLD/40G XCIF must be the two lower slot numbers of the 40G TR protected group. The protection 40G OCLD/40G XCIF or Wavelength-selective 40G OCLD/40G XCIF must be the two higher slot numbers of the 40G TR protected group. Protection can be configured between OC192/STM64 facilities on working and protection 40G XCIF circuit packs. for 2-Fiber BLSR/MS-SPRing, the east 40G OCLD/40G XCIF or Wavelength-selective 40G OCLD/40G XCIF must be the two lower slot numbers of the 40G TR protected group. The west 40G OCLD/40G XCIF or Wavelength-selective 40G OCLD/40G XCIF must be the two higher slot numbers of the 40G TR protected group. Protection can be configured between OC192/STM64 facilities on east and west 40G XCIF circuit packs. for both 1+1/MSP linear protection and 2-Fiber BLSR/MS-SPRing, the facilities forming a 1+1/MSP linear or 2-Fiber BLSR/MS-SPRing protection group must have the same port mode (SONET or SDH) and the same port number. requires high flow cooling fan modules (NTK507LDE5, NTK507MDE5, NTK507LS, and NTK507MS) when equipped in a 14-slot shelf. uses cross-connect capacity and must be installed in shelves equipped with cross-connect circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-74 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Technical specifications
Table 1-12 lists the weight and power consumption specifications for the 40G XCIF interface circuit packs. This circuit pack is physically portless (no optical or electrical ports), therefore optical or electrical specifications are not applicable to 40G XCIF circuit pack.
Table 1-12 Technical specifications for 40G XCIF optical interface circuit packs Parameter Weight (estimated) Power consumption 40G XCIF (NTK525FAE5) 1.0 kg (2.2 lb) Typical (W): 71 (see Note 1) Power Budget (W): 75 (see Note 2) Note 1: The typical power consumption values are based on operation at an ambient temperature of 25 (+/-3oC) and voltage of 54 V dc (+/-2.5 V). Note 2: The power budget values are based on the maximum power consumption in an ambient temperature range from 5oC to 40oC at a voltage of 40 V dc (+/-2.5 V). These values must be used in sizing feeders and estimating theoretical maximum power draw.

Latency
Table 1-13 shows the latency specifications for the 40G XCIF circuit pack.
Table 1-13 Latency for 40G XCIF circuit packs Description PEC Typical Latency (s) Fiber 40G OCLD OC-n/STM-n (XCIF) XC or Fiber Wavelength-selective 40G OCLD OC-n/STM-n (XCIF) XC XC I/F 40G STS-1/HO Circuit Pack NTK525FAE5 74 XC OC-n/STM-n (XCIF) 40G OCLD fiber or XC OC-n/STM-n (XCIF) Wavelength-selective 40G OCLD fiber 9

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-75

40G UOCLD circuit packs (NTK539XAE5 and NTK539XEE5) Overview


The eDC40G OCLD ULH C-Band 1xOTU3+ DWDM circuit pack (also referred to as 40G UOCLD) is used to implement the mapping/wrapping functionality to a G.709 DWDM line. Also the combination of a 40G UOCLD circuit pack and a 40G OTN XCIF circuit pack (NTK620AA) provides OTN mapping (OTU3 to ODU2, ODU1, or ODU0). The following variants of 40G UOCLD circuit pack are supported: eDC40G OCLD ULH C-Band 1xOTU3+ DWDM circuit pack (NTK539XAE5): up to 3000 km reach and 25 ps PMD compensation eDC40G OCLD ULH Submarine C-Band 1xOTU3+ DWDM circuit pack (NTK539XEE5): up to 8000 km reach and 25 ps PMD compensation

The 40G UOCLD circuit pack includes a single 40G C-band tunable OTM3 line interface and is compatible with the 40G MUX OCI (NTK525CAE5 and NTK525CFE5), 40G OCI (NTK529SAE5), 40G+ CFP OCI (NTK529SJE5), and 40/43G OCI (NTK529SDE5) in this release of 6500. Figure 1-15 on page 1-76 shows the faceplate of a 40G UOCLD circuit pack and Figure 1-16 on page 1-77 shows the functional block diagram of a 40G UOCLD circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-76 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-15 40G UOCLD circuit pack faceplate
Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off

Yellow circle (LOS) - Used to communicate Rx Loss of Signal Transmit/receive fixed dual LC connector

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-77 Figure 1-16 40G UOCLD circuit pack block diagram (NTK539XAE5/NTK539XEE5)

Left Mate

Transmit Line Mapper and Deskew

40G E/O DP-BPSK Tx Subsystem

Backplane

Ciena FEC Backplane Interface

EOC

Laser

Receive Equalizer and Demapper

40G O/E DP-BPSK Rx Subsystem

Right Mate

Processor Module

Sync

Power Supply

Legend E/O EOC FEC O/E DP-BPSK Electrical/Optical Electro-Optical Control Forward Error Correction Optical/Electrical Dual Polarization Binary Phase Shift Keying

The 40G UOCLD circuit packs (NTK539XAE5 and NTK539XEE5) offer different functions by working with different 40G circuit packs. For complete details and graphics, refer to 40G functions on page 1-96.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-78 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Supported functionality
The 40G UOCLD circuit packs (NTK539XAE5 and NTK539XEE5) provide the following functionality.

Line support
one fixed OTM3 (44.57 Gbit/s) line interface (port 1) when 40G UOCLD is in Broadband mode. When in OTN switching mode (POTS), the circuit pack has one fixed PTP facility G.709 wrapper (OTU3+) coherent optical frequency division multiplexing (CoFDM) dual polarized binary phase shift keying (DP-BPSK) modulation reach of greater than 8000 km high coding gain FEC high PMD tolerance/compensation C-band tunable 50 GHz-compliant DWDM line interface (1527.99 nm to 1565.50 nm) total of 95 wavelengths supported within 1527.99 nm to 1565.50 nm wavelength range 88 wavelengths supported with Ciena Common Photonic Layer in SLTE configuration wide dynamic range receiver (33 dB) with automatic VOA and EDFA control on the line interface receiver GCC0 data communication channels between Broadband interfaces OTU3 provisioning (including trace) full monitoring and termination of line G.709 overhead bytes no ODU3 termination OTU3 alarm monitoring no external BITS sources required (line timing or on board reference clocking is used) 88 wavelengths supported with Ciena Common Photonic Layer line system wavelengths. Refer to Table 1-14 on page 1-80 for a complete list of supported wavelengths.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-79

Attention: For this release of 6500, the supported amplifier line system link is between the 40G UOCLD and the Ciena Common Photonic Layer Release 4.0 or higher, 6500 Release 7.0 or higher, and foreign Photonic line system. The 40G UOCLD is not compatible with the Common Photonic Layer Filtered Serial 8 Channel Mux/Demux (SCMD8) module (NTT861AA-AH, AJ). Line inter-working with 565, 5100 and 5200 Advanced Services Platform is not supported in this release.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-80 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-14 40G UOCLD supported wavelengths (for the CMD44 50 GHz and Enhanced CMD44 50GHz) Wave- Freq. length (THz) # Wavelength (nm) Chan. Wave- Freq. ID. length (THz) # 0 0 93 94 95 96 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 Wavelength (nm) Chan. Wave- Freq. ID. length (THz) # 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 Wavelength (nm) Chan. ID. 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

1 196.20 1527.99 2 196.15 1528.38 3 196.10 1528.77 4 196.05 1529.16 5 196.00 1529.55 6 195.95 1529.94 7 195.90 1530.33 8 195.85 1530.72 9 195.80 1531.12 10 195.75 1531.51 11 195.70 1531.90 12 195.65 1532.29 13 195.60 1532.68 14 195.55 1533.07 15 195.50 1533.47 16 195.45 1533.86 17 195.40 1534.25 18 195.35 1534.64 19 195.30 1535.04 20 195.25 1535.43 21 195.20 1535.82 22 195.15 1536.22 23 195.10 1536.61 24 195.05 1537.00 25 195.00 1537.40 26 194.95 1537.79 27 194.90 1538.19 28 194.85 1538.58 29 194.80 1538.98 30 194.75 1539.37 31 194.70 1539.77 32 194.65 1540.16

33 194.60 1540.56 34 194.55 1540.95 35 194.50 1541.35 36 194.45 1541.75 37 194.40 1542.14 38 194.35 1542.54 39 194.30 1542.94 40 194.25 1543.33 41 194.20 1543.73 42 194.15 1544.13 43 194.10 1544.53 44 194.05 1544.92 45 194.00 1545.32 46 193.95 1545.72 47 193.90 1546.12 48 193.85 1546.52 49 193.80 1546.92 50 193.75 1547.32 51 193.70 1547.72 52 193.65 1548.11 53 193.60 1548.51 54 193.55 1548.91 55 193.50 1549.32 56 193.45 1549.72 57 193.40 1550.12 58 193.35 1550.52 59 193.30 1550.92 60 193.25 1551.32 61 193.20 1551.72 62 193.15 1552.12 63 193.10 1552.52 64 193.05 1552.93

65 193.00 1553.33 66 192.95 1553.73 67 192.90 1554.13 68 192.85 1554.54 69 192.80 1554.94 70 192.75 1555.34 71 192.70 1555.75 72 192.65 1556.15 73 192.60 1556.55 74 192.55 1556.96 75 192.50 1557.36 76 192.45 1557.77 77 192.40 1558.17 78 192.35 1558.58 79 192.30 1558.98 80 192.25 1559.39 81 192.20 1559.79 82 192.15 1560.20 83 192.10 1560.61 84 192.05 1561.01 85 192.00 1561.42 86 191.95 1561.83 87 191.90 1562.23 88 191.85 1562.64 89 191.80 1563.05 90 191.75 1563.45 91 191.70 1563.86 92 191.65 1564.27 93 191.60 1564.68 94 191.55 1565.09 95 191.50 1565.50

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-81

does not support PEC editing. This means that different variants of 40G UOCLD circuit packs cannot be used as spares for each other. the submarine variant of 40G UOCLD circuit pack (NTK539XEE5) cannot interwork with any of the other 40G OCLD circuit packs (NTK539PxE5), Wavelength-selective 40G OCLD circuit packs (NTK539RxE5), or another 40G UOCLD variant (NTK539XAE5). supports Control Plane (supported as both add/drop Control Plane facility and Network Control Plane facility) Attention: Refer to the 6500 Packet-Optical Platform Control Plane Application Guide, NTRN71AA, for detailed information on Control Plane concepts, applications, and engineering rules supported in this release of 6500.

Client support
There are no client ports on the 40G UOCLD circuit packs.

Cross-connection types
The 40G UOCLD circuit pack supports the 2WAY (Bidirectional) transponder and OTN cross-connection type, including OTN Control Plane sub-network connections.

Cross-connection rates
The 40G UOCLD circuit pack supports the ODU3 transponder and OTN cross-connection rate, including OTN Control Plane sub-network connections.

Performance monitoring
The 40G UOCLD circuit pack supports the following monitored entities: OTM3 line interface PM collection for OTU3 layer PM collection for ODU3 layer Protection switch count/duration for ODU3 layer PM collection for Physical layer The 40G UOCLD circuit pack supports the following monitored entities when mated with a 40G OTN XCIF circuit pack: PM collection for OTUTTP facilities PM collection for PTP facilities

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-82 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

For detailed information and procedures associated with performance monitoring, refer to Fault Management - Performance Monitoring, 323-1851-520.

Alarms
For a complete list of alarm clearing procedures for 6500, refer to Part 1 and Part 2 of Fault Management - Alarm Clearing, 323-1851-543.
Equipment alarms

Autoprovisioning Mismatch Circuit Pack Failed Circuit Pack Latch Open Circuit Pack Mismatch Circuit Pack Missing Circuit Pack Upgrade Failed Cold Restart Required: FPGA Changed Database Not Recovered For Slot Intercard Suspected Internal Mgmt Comms Suspected Provisioning Incompatible

OTM3 facility alarms

Auto Protection Switch Acknowledge Time Out GCC0 OSPF Adjacency Loss GCC0 Link Fail Laser Off far End Failure Triggered Loopback Active - Facility Loopback Active - Terminal (R7.0) Loss of Clock Loss Of Frame Loss Of Multiframe Loss Of Signal ODU AIS ODU BDI ODU LCK ODU OCI

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-83

ODU Trace Identifier Mismatch OTU BDI OTU Trace Identifier Mismatch Pre-FEC Signal Degrade Pre-FEC Signal Fail Protection Scheme Mismatch Protection Mode Mismatch Protection Switch Byte Fail Protection Exerciser Failed Protection Switch Complete - Revertive Protection Switch Complete Forced Switch Active Manual Switch Active Lockout Active Far End Protection Line Fail Rx Power Out Of Range TR Control Echo Trace Mismatch TX Manual Provisioning Required TX Tuning in Progress

PTP facility alarms

Rx Power Out Of Range TX Manual Provisioning Required TX Tuning in Progress TR Control Echo Trace Mismatch Loss Of Signal

OTUTTP facility alarms

Loss of Clock Loss Of Frame Loss Of Multiframe Pre-FEC Signal Degrade Pre-FEC Signal Fail OTU BDI OTU Trace Identifier Mismatch
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

1-84 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Loopback Active - Facility Loopback Active - Terminal GCC0 Link Failure GCC0 OSPF Adjacency Loss

GCCTTP facility alarms

Photonic ADJ facility alarms

Adjacency Mismatch Duplicate Adjacency Discovered

Software Auto-Upgrade alarms

Software Auto-Upgrade Failed Software Auto-Upgrade in Progress

Equipping rules
The following equipping rules apply to 40G UOCLD circuit packs: occupies two slots, and offers one 40G line port. is identified by the left-hand slot number of the two occupied slots. can be equipped in 7-slot optical shelf, 14-slot packet-optical, converged optical, 14-slot converged optical/front electrical, 14-slot converged optical/rear electrical, and 32-slot packet-optical shelf as shown in Table 1-15 on page 1-85.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-85 Table 1-15 40G UOCLD allowable slots Configuration Unprotected TR group with 40G XCIF or 40G OTN XCIF 7-slot shelf (see Note 1) 14-slot shelf (see Note 1 32-slot shelf (see Note 1 and Note 2) and Note 3) N/A a 40G UOCLD in slots 2/3 and a 40G XCIF or 40G OTN XCIF in slot 1 a 40G UOCLD in slots 4/5 and a 40G XCIF or 40G OTN XCIF in slot 6 a 40G UOCLD in slots 2/3 and a 40G XCIF or 40G OTN XCIF in slot 1 a 40G UOCLD in slots 4/5 and a 40G XCIF or 40G OTN XCIF in slot 6

a 40G UOCLD in slots a 40G UOCLD in slots 10/11 and a 40G XCIF or 14/15 and a 40G XCIF or 40G OTN XCIF in slot 13 40G OTN XCIF in slot 9 a 40G UOCLD in slots a 40G UOCLD in slots 12/13 and a 40G XCIF or 16/17 and a 40G XCIF or 40G OTN XCIF in slot 14 40G OTN XCIF in slot 18 (see Note 4) a 40G UOCLD in slots 22/23 and a 40G XCIF or 40G OTN XCIF in slot 21 a 40G UOCLD in slots 24/25 and a 40G XCIF or 40G OTN XCIF in slot 26 a 40G UOCLD in slots 34/35 and a 40G XCIF or 40G OTN XCIF in slot 33 a 40G UOCLD in slots 36/37 and a 40G XCIF or 40G OTN XCIF in slot 38

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-86 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-15 (continued) 40G UOCLD allowable slots Configuration 7-slot shelf (see Note 1) 14-slot shelf (see Note 1 32-slot shelf (see Note 1 and Note 2) and Note 3)

a 40G UOCLD in slots a 40G UOCLD in slots Unprotected optical a 40G UOCLD in slots 2/3 and a 40G MUX OCI 2/3 and a 40G MUX OCI 2/3 and a 40G MUX OCI muxponder with in slot 1 in slot 1 40G MUX OCI to the in slot 1 left a 40G UOCLD in slots a 40G UOCLD in slots a 40G UOCLD in slots 5/6 and a 40G MUX OCI 5/6 and a 40G MUX OCI 5/6 and a 40G MUX OCI in slot 4 in slot 4 in slot 4 a 40G UOCLD in slots 10/11 and a 40G MUX OCI in slot 9 a 40G UOCLD in slots 14/15 and a 40G MUX OCI in slot 13

a 40G UOCLD in slots a 40G UOCLD in slots 17/18 and a 13/14 and a 40G MUX OCI in slot 16 40G MUX OCI in slot 12 a 40G UOCLD in slots 22/23 and a 40G MUX OCI in slot 21 a 40G UOCLD in slots 25/26 and a 40G MUX OCI in slot 24 a 40G UOCLD in slots 34/35 and a 40G MUX OCI in slot 33 a 40G UOCLD in slots 37/38 and a 40G MUX OCI in slot 36 a 40G UOCLD in slots a 40G UOCLD in slots Unprotected optical a 40G UOCLD in slots 2/3 and a 40G MUX OCI 2/3 and a 40G MUX OCI 2/3 and a 40G MUX OCI muxponder with in slot 4 in slot 4 40G MUX OCI to the in slot 4 right a 40G UOCLD in slots a 40G UOCLD in slots (see Note 5) 14/15 and a 10/11 and a 40G MUX OCI in slot 16 40G MUX OCI in slot 12 a 40G UOCLD in slots 22/23 and a 40G MUX OCI in slot 24 a 40G UOCLD in slots 34/35 and a 40G MUX OCI in slot 36

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-87 Table 1-15 (continued) 40G UOCLD allowable slots Configuration Protected optical muxponder 7-slot shelf (see Note 1) 14-slot shelf (see Note 1 32-slot shelf (see Note 1 and Note 2) and Note 3) a 40G UOCLD in slots 2/3, a 40G UOCLD in slots 5/6, and a 40G MUX OCI in slot 4 a 40G UOCLD in slots 2/3, a 40G UOCLD in slots 5/6, and a 40G MUX OCI in slot 4 a 40G UOCLD in slots 2/3, a 40G UOCLD in slots 5/6, and a 40G MUX OCI in slot 4

a 40G UOCLD in slots a 40G UOCLD in slots 14/15, a 40G UOCLD in 10/11, a 40G UOCLD in slots 17/18, and a slots 13/14, and a 40G MUX OCI in slot 16 40G MUX OCI in slot 12 a 40G UOCLD in slots 22/23, a 40G UOCLD in slots 25/26, and a 40G MUX OCI in slot 24 a 40G UOCLD in slots 34/35, a 40G UOCLD in slots 37/38, and a 40G MUX OCI in slot 36

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-88 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-15 (continued) 40G UOCLD allowable slots Configuration 7-slot shelf (see Note 1) 14-slot shelf (see Note 1 32-slot shelf (see Note 1 and Note 2) and Note 3) a 40G UOCLD in slots 2/3 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 1 a 40G UOCLD in slots 5/6 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 4 a 40G UOCLD in slots 10/11 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 9 a 40G UOCLD in slots 13/14 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 12 a 40G UOCLD in slots 2/3 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 1 a 40G UOCLD in slots 5/6 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 4 a 40G UOCLD in slots 14/15 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 13 a 40G UOCLD in slots 17/18 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 16 a 40G UOCLD in slots 22/23 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 21 a 40G UOCLD in slots 25/26 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 24 a 40G UOCLD in slots 34/35 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 33 a 40G UOCLD in slots 37/38 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 36

Unprotected optical a 40G UOCLD in slots 2/3 and a 40G OCI, transponder with 40G+ CFP OCI, or 40G OCI, 40/43G OCI in slot 1 40G+ CFP OCI, or 40/43G OCI to the a 40G UOCLD in slots left 5/6 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 4

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-89 Table 1-15 (continued) 40G UOCLD allowable slots Configuration 7-slot shelf (see Note 1) 14-slot shelf (see Note 1 32-slot shelf (see Note 1 and Note 2) and Note 3) a 40G UOCLD in slots 2/3 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 4 a 40G UOCLD in slots 10/11 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 12 a 40G UOCLD in slots 2/3 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 4 a 40G UOCLD in slots 14/15 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 16 a 40G UOCLD in slots 22/23 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 24 a 40G UOCLD in slots 34/35 and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 36 Protected optical transponder with a 40G OCI, 40G+ CFP OCI, or 40/43G OCI a 40G UOCLD in slots a 40G UOCLD in slots a 40G UOCLD in slots 2/3, a 40G UOCLD in 2/3, a 40G UOCLD in 2/3, a 40G UOCLD in slots 5/6, and a 40G OCI, slots 5/6, and a 40G OCI, slots 5/6, and a 40G OCI, 40G+ CFP OCI, or 40G+ CFP OCI, or 40G+ CFP OCI, or 40/43G OCI in slot 4 40/43G OCI in slot 4 40/43G OCI in slot 4 a 40G UOCLD in slots 10/11, a 40G UOCLD in slots 13/14, and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 12 a 40G UOCLD in slots 14/15, a 40G UOCLD in slots 17/18, and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 16 a 40G UOCLD in slots 22/23, a 40G UOCLD in slots 25/26, and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 24 a 40G UOCLD in slots 34/35, a 40G UOCLD in slots 37/38, and a 40G OCI, 40G+ CFP OCI, or 40/43G OCI in slot 36

Unprotected optical a 40G UOCLD in slots 2/3 and a 40G OCI, transponder with 40G+ CFP OCI, or 40G OCI, 40/43G OCI in slot 4 40G+ CFP OCI, or 40/43G OCI to the right (see Note 6)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-90 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-15 (continued) 40G UOCLD allowable slots Configuration Optical regen with another 40G UOCLD 7-slot shelf (see Note 1) 14-slot shelf (see Note 1 32-slot shelf (see Note 1 and Note 2) and Note 3) a 40G UOCLD in slots a 40G UOCLD in slots a 40G UOCLD in slots 1/2 and another 1/2 and another 3/4 and another 40G UOCLD in slots 3/4 40G UOCLD in slots 3/4 40G UOCLD in slots 5/6 a 40G UOCLD in slots 9/10 and another 40G UOCLD in slots 11/12 a 40G UOCLD in slots 5/6 and another 40G UOCLD in slots 7/8 a 40G UOCLD in slots 11/12 and another 40G UOCLD in slots 13/14 a 40G UOCLD in slots 15/16 and another 40G UOCLD in slots 17/18 a 40G UOCLD in slots 21/22 and another 40G UOCLD in slots 23/24 a 40G UOCLD in slots 25/26 and another 40G UOCLD in slots 27/28 a 40G UOCLD in slots 31/32 and another 40G UOCLD in slots 33/34 a 40G UOCLD in slots 35/36 and another 40G UOCLD in slots 37/38

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-91 Table 1-15 (continued) 40G UOCLD allowable slots Configuration 7-slot shelf (see Note 1) 14-slot shelf (see Note 1 32-slot shelf (see Note 1 and Note 2) and Note 3) a 40G UOCLD in slots 2/3 and a 40G OCLD or Wavelength-selective 40G OCLD in slot 1 a 40G UOCLD in slots 5/6 and a 40G OCLD or Wavelength-selective 40G OCLD in slot 4 a 40G UOCLD in slots 2/3 and a 40G OCLD or Wavelength-selective 40G OCLD in slot 1 a 40G UOCLD in slots 5/6 and a 40G OCLD or Wavelength-selective 40G OCLD in slot 4

Optical regen with a a 40G UOCLD in slots 2/3 and a 40G OCLD or 40G OCLD or Wavelength-selective Wavelengthselective 40G OCLD 40G OCLD in slot 1 a 40G UOCLD in slots 5/6 and a 40G OCLD or Wavelength-selective 40G OCLD in slot 4

a 40G UOCLD in slots a 40G UOCLD in slots 14/15 and a 40G OCLD 10/11 and a 40G OCLD or Wavelength-selective or Wavelength-selective 40G OCLD in slot 13 40G OCLD in slot 9 a 40G UOCLD in slots a 40G UOCLD in slots 17/18 and a 40G OCLD 13/14 and a 40G OCLD or Wavelength-selective or Wavelength-selective 40G OCLD in slot 16 40G OCLD in slot 12 a 40G UOCLD in slots 22/23 and a 40G OCLD or Wavelength-selective 40G OCLD in slot 21 a 40G UOCLD in slots 25/26 and a 40G OCLD or Wavelength-selective 40G OCLD in slot 24 a 40G UOCLD in slots 34/35 and a 40G OCLD or Wavelength-selective 40G OCLD in slot 33 a 40G UOCLD in slots 37/38 and a 40G OCLD or Wavelength-selective 40G OCLD in slot 36

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-92 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-15 (continued) 40G UOCLD allowable slots Configuration 7-slot shelf (see Note 1) 14-slot shelf (see Note 1 32-slot shelf (see Note 1 and Note 2) and Note 3)

Note 1: The slot positions of the 40G UOCLD and 40G MUX OCI, 40G OCI, 40G+ CFP OCI, or 40/43G OCI are not interchangeable. Note 2: Mixing of different 40G groups (40G MOTR, 40G OTR, and 40G Regen) is allowed, however, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding the shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to the "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8). For example: 40G UOCLD MOTR (unprotected) in {1, 2/3}, {4, 5/6}, {11/12, 10} 40G UOCLD MOTR (unprotected) in {1, 2/3} and 40G UOCLD MOTR (protected) in {10/11, 12, 13/14} 40G UOCLD MOTR (unprotected) in {1, 2/3}, 40G 40G UOCLD Regen in {4, 5/6}, and 40G UOCLD 40G UOCLD Regen in {9/10, 11/12} Note 3: Mixing of different 40G groups (40G MOTR, 40G OTR, and 40G Regen) is allowed, however, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding the shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to the "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8). For example: 40G UOCLD MOTR (unprotected) in {1, 2/3}, {4, 5/6}, {14/15, 16}, {22/23, 24} 40G UOCLD MOTR (unprotected) in {1, 2/3}, {4, 5/6} and 40G UOCLD MOTR (protected) in {14/15, 16, 17/18} 40G UOCLD MOTR (unprotected) in {1, 2/3}, 40G 40G UOCLD Regen in {4, 5/6}, and 40G UOCLD 40G UOCLD Regen in {11/12, 13/14} Note 4: When a 40G XCIF is mated with a 40G UOCLD circuit pack in a 14-slot shelf type, the 40G XCIF is only supported when using 240G+ STS-1/VC-3 (240/0) or 240G+/80G VT1.5/VC-12 (240/80) cross-connect circuit packs. Note 5: This configuration allows in-service reconfiguration to the protected optical muxponder configuration. Note 6: This configuration allows in-service reconfiguration to the protected optical transponder configuration.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-93

cannot be equipped in the 2-slot shelf. Attention: All 40G-capable slots in a 6500 shelf can be equipped with 40G groups if the shelf is adequately powered. However, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to the "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8).

can be equipped in the same shelf with any other type of circuit pack. a 40G MUX OCI, 40G OCI, 40G+ CFP OCI, or 40/43G OCI circuit pack between two 40G UOCLD circuit packs provides 1+1 OTN line-side protection. Two 40G UOCLD circuit packs carry the working and protection paths with a 40G MUX OCI, 40G OCI, 40G+ CFP OCI, or 40/43G OCI circuit pack in between. Signals are exchanged between triplets using the backplane. The 40G triplet must be equipped in consecutive slots. The working 40G UOCLD circuit pack must be in the left slot of the triplet and the protection 40G UOCLD circuit pack must be in the right slot of the triplet. In a 14-slot shelf, two 40G U OCLD 1+1 protection groups are supported. In a 32-slot shelf, four 40G UOCLD 1+1 protection groups are supported. In a 7-slot shelf, one 40G UOCLD 1+1 protection group is supported. For 1+1 protection, the choices are: slots {2/3,4,5/6} and {10/11,12,13/14} for 14-slot shelf types slots {2/3,4,5/6}, {14/15,16,17/18}, {22/23,24,25/26}, and {34/35,36,37/38} for 32-slot shelf type. slots {2/3,4,5/6} for 7-slot shelf type.

the combination of 40G XCIF and 40G UOCLD circuit packs can only form unprotected group (no 40G UOCLD/40G XCIF protected group in this release). The combination of 40G OTN XCIF and 40G UOCLD circuit packs can form unprotected group. requires that all unequipped slots be equipped with filler circuit packs (NTK505YA). requires that the 6500 shelf is equipped with the SP-2 shelf processor (NTK555CAE5, NTK555EAE5, or NTK555FAE5) or an SPAP-2 w/2xOSC (NTK555NA) in the case of a 7-slot optical Type 2 shelf (NTK503KA), otherwise the 40G UOCLD equipment does not provision. requires high flow cooling fan modules (NTK507LDE5, NTK507MDE5, NTK507LS, and NTK507MS) when equipped in a 14-slot shelf.
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

1-94 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

does not use any cross-connect capacity and can be installed in shelves equipped with or without cross-connect circuit packs

Technical specifications
Table 1-16 lists the weight, power consumption, transmitter, and receiver specifications for the 40G UOCLD optical interface circuit packs.
Table 1-16 Technical specifications for 40G UOCLD optical interface circuit packs (40G line interface) Parameter Weight (estimated) Power consumption 40G UOCLD (NTK539XAE5/NTK539XEE5) 3.0 kg (6.8 lb) Typical (W): 274 (see Note 1) Power Budget (W): 294 (see Note 2) Transmitter Connector type Laser modulation Laser spectral width Line rate Tunable wavelength range (Note 3) Tunable wavelength spacing Central wavelength accuracy Transmit output power Tx power monitor accuracy LC eDC40 CoFDM dual-polarization BPSK < 1 MHz 46.01 Gbit/s (carried as two 23.0034G sub-carriers CoFDM dual-polarization BPSK sharing the same 50 GHz ITU channel) 1527.99 nm to 1565.50 nm (see DWDM wavelengths on page 1-123 for a list of supported wavelengths) 50 GHz +/- 2.5 GHz -14 dBm to -4 dBm +/- 0.8 dB Receiver Receiver type Connector type Wavelength range Coherent LC 1527.99 nm to 1565.50 nm

Receiver sensitivity (minimum -17 dBm (with 6 dB PDL) (Note 4) EOL) Receiver operating range Receiver overload Receiver damage level Rx power monitor accuracy FEC coding gain at 1E-15 -26 dBm to 7 dBm +7 dBm +16 dBm +/- 0.7 dB between -10 dBm and 10 dBm 9.2 dB (using Ciena proprietary FEC) 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-95 Table 1-16 (continued) Technical specifications for 40G UOCLD optical interface circuit packs (40G line interface) Parameter Rx Optical Signal to Noise Ratio (OSNR) ROADM support Chromatic dispersion tolerance 40G UOCLD (NTK539XAE5/NTK539XEE5) 10.5 dB 10 (estimate) +/- 50000 ps/nm

Polarization Mode Dispersion 25 ps (mean DGD) (PMD) tolerance Polarization Dependent Loss (PDL) Reach 2 dB > 3000 km for NTK539XAE5 > 8000 km for NTK539XEE5 Note 1: The typical power consumption values are based on operation at an ambient temperature of 25 (+/-3oC) and voltage of 54 V dc (+/-2.5 V). Note 2: The power budget values are based on the maximum power consumption in an ambient temperature range from 5oC to 40oC at a voltage of 40 V dc (+/-2.5 V). These values must be used in sizing feeders and estimating theoretical maximum power draw. Note 3: Tx wavelength indicates the center frequency of the channel, not that of either subcarrier. Note 4: This value does not include +/- 1.5 dB Rx Power monitor accuracy.

Latency
Refer to Latency specifications for 40G circuit packs on page 1-126 for 40G UOCLD latency values.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-96 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

40G functions
40G circuit packs can perform in different functions as described below:

40G OCLD (NTK539PxE5) and Wavelength-selective 40G OCLD (NTK539RxE5) circuit packs functions
The 40G OCLD and Wavelength-selective 40G OCLD circuit packs can form optical transponders (40G OTRs) when used in conjunction with a 40G OCI, a 40G+ CFP OCI, or a 40/43G OCI circuit pack (see Figure 1-17 on page 1-100). form optical muxponders (40G MOTRs) when used in conjunction with a 40G MUX OCI circuit pack (see Figure 1-17 on page 1-100). form regenerators (40G Regen) when used in conjunction with a 40G UOCLD circuit pack or another 40G OCLD or Wavelength-selective 40G OCLD circuit pack (see Figure 1-17 on page 1-100). be used for GbE aggregation when used in conjunction with a L2 MOTR or SuperMux circuit pack and mating with a 40G MUX OCI circuit pack (see Figure 1-18 on page 1-101). form 1+1 OTN line-side protection when two 40G OCLD or Wavelength-selective 40G OCLD circuit packs are used in conjunction with one 40G OCI, 40G+ CFP OCI, 40/43G OCI, or 40G MUX OCI circuit pack (see Figure 1-19 on page 1-102). form 40G MOTR 1+1 TPT protection when two 40G OCLD or Wavelength-selective 40G OCLD circuit packs are used in conjunction with two 40G MUX OCI circuit packs and a TPT (see Figure 1-20 on page 1-103). form 40G OTR 1+1 TPT protection when two 40G OCLD or Wavelength-selective 40G OCLD circuit packs are used in conjunction with two 40G+ CFP OCI circuit packs and a TPT (see Figure 1-21 on page 1-104). be used in conjunction with a 40G XCIF circuit pack and two cross-connect circuit packs to allow STS-1 grooming capabilities between 6500 MSPP interfaces and a 6500 40G OCLD or Wavelength-selective 40G OCLD circuit pack. Two pairs of 40G OCLD/40G XCIF or Wavelength-selective 40G OCLD/40G XCIF circuit packs and two cross-connect circuit packs form a 40G protected TR group. Such a protection group can provide 1+1/MSP linear protection or 2-Fiber BLSR/MS-SPRing on the four virtual OC192/STM64 ports of 40G XCIF circuit packs (see Figure 1-22 on page 1-105).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-97

be used in conjunction with a 40G OTN XCIF circuit pack and two OTN cross-connect circuit packs to allow grooming capabilities by enabling OTN I/F interface into new fabric of existing 40G line by mapping OTU-3 into ODU-3, ODU-2, ODU-1, or ODU-0 container (see Figure 1-23 on page 1-105). Attention: A circuit pack described as an "OTN I/F" interfaces between OTN mappings on its client or line ports and the cross-connect or fabric circuit packs.

40G OCI (NTK529SAE5), 40/43G OCI (NTK529SDE5), and 40G+ CFP OCI (NTK529SJE5) circuit packs functions
40G OCI, 40G+ CFP OCI, and 40/43G OCI circuit packs can form optical transponder (40G OTR) when used in conjunction with a 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit pack (see Figure 1-17 on page 1-100). form 1+1 OTN line-side protection when used in conjunction with two 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit packs (see Figure 1-19 on page 1-102). form 40G OTR 1+1 TPT protection when two 40G+ CFP OCI circuit packs are used in conjunction with two 40G OCLD or Wavelength-selective 40G OCLD circuit packs and a TPT (see Figure 1-21 on page 1-104). be used in conjunction with a 40G OTN XCIF circuit pack and two OTN cross-connect circuit packs to allow grooming capabilities by enabling OTN I/F interface into new fabric of 40G+ CFP OCI circuit pack by mapping OTU-3 into ODU-3, ODU-2, ODU-1, or ODU-0 container (only applicable to 40G+ CFP OCI variant; NTK529SJE5) (see Figure 1-24 on page 1-106).

40G MUX OCI (NTK525CAE5 and NTK525CFE5) circuit packs functions


40G MUX OCI circuit packs can form optical muxponders (40G MOTRs) when used in conjunction with a 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit pack (see Figure 1-17 on page 1-100). be used for GbE aggregation when used in conjunction with a L2 MOTR or SuperMux circuit pack and mating with a 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit pack (see Figure 1-18 on page 1-101). form 1+1 OTN line-side protection when used in conjunction with two 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit packs (see Figure 1-19 on page 1-102).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-98 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

form 1+1 40G MOTR TPT protection when two 40G MUX OCI circuit packs are used in conjunction with two 40G OCLD or Wavelength-selective 40G OCLD circuit packs and a TPT (see Figure 1-20 on page 1-103). be used in conjunction with a 40G OTN XCIF circuit pack and two OTN cross-connect circuit packs to allow grooming capabilities by enabling OTN I/F interface to interwork with fabric of existing 10G OCI circuit packs by providing OTN mapping (only applicable to NTK525CFE5 variant) (see Figure 1-25 on page 1-106).

40G XCIF (NTK525FAE5) circuit packs functions


40G XCIF circuit packs can mate with 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit packs to form unprotected TR group (see Figure 1-22 on page 1-105). mate with 40G OCLD or Wavelength-selective 40G OCLD circuit packs to form protected TR group (see Figure 1-22 on page 1-105).

40G UOCLD (NTK539XAE5 and NTK539XEE5) circuit packs functions


40G UOCLD circuit packs can form optical transponders (40G OTRs) when used in conjunction with a 40G OCI, a 40G+ CFP OCI, or a 40/43G OCI circuit pack (see Figure 1-17 on page 1-100). form optical muxponders (40G MOTRs) when used in conjunction with a 40G MUX OCI circuit pack (see Figure 1-17 on page 1-100). form regenerators (40G Regen) when used in conjunction with a 40G OCLD or Wavelength-selective 40G OCLD circuit pack or another 40G UOCLD circuit pack (see Figure 1-17 on page 1-100). be used for GbE aggregation when used in conjunction with a L2 MOTR or SuperMux circuit pack and mating with a 40G MUX OCI circuit pack (see Figure 1-18 on page 1-101). form 1+1 OTN line-side protection when two 40G UOCLD circuit packs are used in conjunction with one 40G OCI, 40G+ CFP OCI, 40/43G OCI, or 40G MUX OCI circuit pack (see Figure 1-19 on page 1-102). be used in conjunction with a 40G XCIF circuit pack and two cross-connect circuit packs to allow STS-1 grooming capabilities between 6500 MSPP interfaces and a 6500 40G UOCLD circuit pack. Unlike 40G OCLD or Wavelength-selective 40G OCLD circuit packs, 40G protected TR group is not supported (see Figure 1-22 on page 1-105).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-99

can be used in conjunction with a 40G OTN XCIF circuit pack and two OTN cross-connect circuit packs to allow grooming capabilities by enabling OTN I/F interface into new fabric of existing 40G line by mapping OTU-3 into ODU-3, ODU-2, ODU-1, or ODU-0 container (see Figure 1-23 on page 1-105).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-100 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-17 40G circuit packs functions (40G OTRs, 40G MOTRs, 40G Regens)
Optical Transponder (OTR)
OC-768/STM-256/OTU3 or ETH40G Client G.709 OTU3+Line (Overclocked)

Optical Muxponder (MOTR)


10G Client (OC-192, STM-64, 10GbE, OTU-2, FC800/1200)

G.709 OTU3+Line (Overclocked)

40G OCLD/40G OCI or 40G OCLD/40/43G OCI or 40G OCLD/40G+ CFP OCI or Wavelength-selective 40G OCLD/40G OCI or Wavelength-selective 40G OCLD/40/43G OCI or Wavelength-selective 40G OCLD/40G+ CFP OCI or 40G UOCLD/40G OCI or 40G UOCLD/40/43G OCI or 40G UOCLD/40G+ CFP OCI

40G OCLD/40G MUX OCI or Wavelength-selective 40G OCLD/40G MUX OCI or 40G UOCLD/40G MUX OCI

Regenerator (Regen)
G.709 OTU3+Line (Overclocked) G.709 OTU3+Line (Overclocked)

Some 10G signals are passed through using patch cords


10G Client (OC-192,STM-64, 10GbE, OTU-2, FC800/1200) 10G Client (OC-192,STM-64, 10GbE, OTU-2, FC800/1200)

G.709 OTU3+Line (Overclocked)

G.709 OTU3+Line (Overclocked)

40G OCLD/40G OCLD or 40G UOCLD/40G UOCLD or Wavelength-selective 40G OCLD/Wavelength-selective 40G OCLD or 40G OCLD/40G UOCLD or 40G OCLD/Wavelength-selective 40G OCLD or 40G UOCLD/Wavelength-selective 40G OCLD

Other 10G signals are added/dropped Back-to-back 40G Regen with 40G MUX OCI

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-101 Figure 1-18 40G circuit packs functions (GbE aggregation)

GbE aggregation

GbE aggregation

4 times OTU3+ 10GbE LAN PHY or OTU2

4 times OTU3+

OC192 or OTU2

10G Client (ETH10G)

10G Client (OC192)

G.709 OTU3+Line (Overclocked)

G.709 OTU3+Line (Overclocked)

L2 MOTR

SMUX

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

GbE

GbE GbE aggregation

40G MUX OCI/40G OCLD or 40G MUX OCI/Wavelength-selective 40G OCLD or 40G MUX OCI/40G UOCLD

40G MUX OCI/40G OCLD or 40G MUX OCI/Wavelength-selective 40G OCLD or 40G MUX OCI/40G UOCLD

4 times OTU3+

(1+8)xOTN Flex MOTR

10G Client (OTU2)

G.709 OTU3+Line (Overclocked)

OTU2

GbE

40G MUX OCI/40G OCLD or 40G MUX OCI/Wavelength-selective 40G OCLD or 40G MUX OCI/40G UOCLD

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-102 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-19 40G circuit packs functions (1+1 OTN line-side protection)
1+1 OTN line-side protection
G.709 OTU3+Line (Overclocked) OC-768/STM-256 or OTU3 Client G.709 OTU3+Line (Overclocked) G.709 OTU3+Line (Overclocked) 10G Client (OC-192, STM-64, 10GbE, OTU-2, FC800/1200) G.709 OTU3+Line (Overclocked)

Working

Protection

40G 1+1 Protected Line 40G OCI, 40/43G OCI, or 40G+ CFP OCI with two 40G OCLDs. The two 40G OCLDs can be two 40G UOCLDs, two 40G OCLDs, two Wavelength-selective 40G OCLDs, or one 40G OCLD and one Wavelength-selective 40G OCLD.

1+1 OTN line-side protection

Working

Protection

40G 1+1 Protected Line 40G MUX OCI with two 40G OCLDs. The two 40G OCLDs can be two 40G UOCLDs, two 40G OCLDs, two Wavelength-selective 40G OCLDs, or one 40G OCLD and one Wavelength-selective 40G OCLD.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-103 Figure 1-20 40G circuit packs functions (40G TPT protected MOTR group)
4-slot groups to TPT
40G MUX OCI

4-slot groups to TPT


Wavelength-selective 40G OCLD 40G MUX OCI

TPT

40G OCLD

TPT

40G MUX OCI

Wavelength-selective 40G OCLD

40G MUX OCI

40G TPT protected MOTR group

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G OCLD

40G TPT protected MOTR group

4-slot groups to TPT


40G MUX OCI

TPT

40G OCLD

Wavelength-selective 40G OCLD

40G TPT protected MOTR group

40G MUX OCI

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-104 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-21 40G circuit packs functions (40G TPT protected OTR group)
4-slot groups to TPT 40G+ CFP OCI 4-slot groups to TPT Wavelength-selective 40G OCLD 40G+ CFP OCI

TPT

40G OCLD

TPT

40G+ CFP OCI

40G+ CFP OCI

Wavelength-selective 40G OCLD

40G TPT protected OTR group

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G OCLD

40G TPT protected OTR group

4-slot groups to TPT 40G+ CFP OCI

TPT

40G OCLD

40G+ CFP OCI

Wavelength-selective 40G OCLD

40G TPT protected OTR group

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-105 Figure 1-22 40G circuit packs functions (TR groups with 40G XCIF)
4-slot groups to cross-connect
Wavelength-selective 40G OCLD or 40G OCLD

40G TR
Wavelength-selective 40G OCLD, 40G OCLD, or 40G UOCLD

Wavelength-selective 40G OCLD or 40G OCLD

Cross-connect

Cross-connect

40G XCIF

40G XCIF

Unprotected TR group

Figure 1-23 40G circuit packs functions (TR groups with 40G OTN XCIF)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G XCIF

Cross-connect

Cross-connect

40G protected TR group The two 40G OCLDs forming the protection group can be two 40G OCLDs, two Wavelength-selective 40G OCLDs, or one 40G OCLD and one Wavelength-selective 40G OCLD.

40G TR Wavelength-selective 40G OCLD, 40G OCLD, or 40G UOCLD

OTN Cross-connect

OTN Cross-connect

Unprotected TR group

40G OTN XCIF

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-106 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-24 40G+ CFP OCI circuit packs functions (TR groups with 40G OTN XCIF)

40G TR 40G OTN XCIF 40G OTN XCIF OTN Cross-connect OTN Cross-connect

Figure 1-25 40G MUX OCI circuit packs functions (TR groups with 40G OTN XCIF)

40G TR OTN Cross-connect OTN Cross-connect

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G+ CFP OCI 40G MUX OCI

Unprotected TR group

Unprotected TR group

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-107

OSIC circuit pack (NTK528XAE5) Overview


The Optical Supervisory and Idler Channel circuit pack (also referred to as the OSIC circuit pack) is used to monitor and manage optical amplifiers and repeaters in a submarine optical transmission network. It provides a dedicated management channel that allows fault sectionalization. The Idler Channel fills the spectrum as required to meet wet plant amplifier input power level while allowing optimized launch power for the 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD submarine circuit packs. The OSIC circuit pack is optimized for co-propagation with DP-BPSK and DP-QPSK signals, and should be used in all cases where idler channels are required. The 6500 OSIC card includes a Command Channel (CCTX) for transmitting an optical signal including an operation command to notify of a state of a supervisory target; an optical amplifier repeater that transmits a response optical signal including a response code obtained by measuring the supervisory target in response to the operation command. The 6500 OSIC card also includes a Response Channel (RCRX) for receiving the response optical signal via an optical fiber and an information processing unit for converting the response code into a numerical form by using a predetermined expression that links the response code with measured information obtained by measuring in advance the supervisory target with an external measuring device during operation of the optical amplifier repeater in response to the operation command. Figure 1-26 on page 1-108 shows the faceplate of an OSIC circuit pack and Figure 1-27 on page 1-109 shows the functional block diagram of an OSIC circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-108 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-26 OSIC circuit pack faceplate

Yellow circle (LOS) - Used to communicate Rx Loss of Signal Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off Transmit/receive fixed dual LC connector

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-109 Figure 1-27 OSIC circuit pack block diagram (NTK528XAE5)

Backplane

Supervisory Channel Tx/Rx

DWDM Optics

Processor Module

Sync

Power Supply

Supported functionality
The OSIC circuit pack (NTK528XAE5) provides the following functionality.

Line support
one fixed OTM2 line interface (port 1) for idler and supervisory features only C-band tunable 50 GHz-compliant DWDM line interface (1528.77 nm to 1565.09 nm) supports Idler Channel AM support for Supervisory Channel supports SBS (NLS) Dither

Client support
There are no client ports on the OSIC circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-110 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Alarms
For a complete list of alarm clearing procedures for 6500, refer to Part 1 and Part 2 of Fault Management - Alarm Clearing, 323-1851-543.
Equipment alarms

Autoprovisioning Mismatch Circuit Pack Failed Circuit Pack Latch Open Circuit Pack Mismatch Circuit Pack Missing Circuit Pack Upgrade Failed Cold Restart Required: FPGA Changed Database Not Recovered For Slot Intercard Suspected Internal Mgmt Comms Suspected Provisioning Incompatible

OTM2 facility alarms

TX Manual Provisioning Required TX Tuning in Progress Loss Of Signal Rx Power Out Of Range

Software Auto-Upgrade alarms

Software Auto-Upgrade Failed Software Auto-Upgrade in Progress

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-111

Equipping rules
The following equipping rules apply to OSIC circuit packs: occupies a single slot, and offers one line port (port 1) can be equipped in any slot (1-14, except slots 7 and 8 if cross-connect circuit packs are provisioned in slots 7 and 8) of the 14-slot packet-optical, converged optical, converged optical/front electrical, or converged optical/rear electrical shelves. Slots 7 and 8 of a 14-slot packet-optical shelf (NTK503SA) cannot be equipped with this circuit pack. can be equipped in slots 1-8, 11-18, 21-28, and 31-38 of the 32-slot packet-optical shelf can be equipped in slots 1-7 of the 7-slot optical shelf cannot be equipped in the 2-slot shelf. can be equipped in the same shelf with any other type of circuit pack each 6500 shelf supports a maximum of one OSIC circuit pack with Tx AM Format provisioned to SC Idler, but can support several OSIC circuit packs with Tx AM Format provisioned to Idler in the same shelf. In other words, a single 6500 shelf can support up to one SC Idler circuit pack and multiple Idler circuit packs. cannot be equipped in the same shelf as an OSIC circuit pack associated with another repeater wet plant. However, OSIC circuit packs associated with different repeater wet plants can be equipped in different shelves that are member shelves of the same consolidated node. does not use any cross-connect capacity and can be installed in shelves equipped with or without cross-connect circuit packs

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-112 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Technical specifications
Table 1-17 lists the weight, power consumption, transmitter, and receiver specifications for the OSIC optical interface circuit packs.
Table 1-17 Technical specifications for OSIC optical interface circuit packs (10G line interface) Parameter Weight (estimated) Power consumption OSIC (NTK528XAE5) 1.2 kg (2.7 lb) Typical (W): 53 (see Note 1) Power Budget (W): 53 (see Note 2) Transmitter Connector type Laser modulation Laser spectral width Tunable wavelength range LC IMDD NRZ < 20 MHz 1528.77 nm to 1565.09 nm (see DWDM wavelengths on page 1-123 for a list of supported wavelengths) 50 GHz

Tunable wavelength spacing

Central Wavelength Accuracy 0.02 nm Transmit output power Tx power monitor accuracy -7 to 3.0 dBm +/- 0.5 dB

Sub-carrier Frequency Modu- 100 kHz to 250 kHz lation Modulation Type Baud Rate Encoding Format On-Off Keying (OOK) 333.33 or 1667 baud NRZ or 3SB1 (3 symbols/bit) Receiver Receiver type Connector type Wavelength range Receiver operating range Receiver damage level Rx power monitor accuracy PIN LC 1528.77 nm to 1565.09 nm -7 dBm to 3.1 dBm 10 dBm +/- 1 dB between -15 dBm and 5 dBm

Sub-carrier Frequency Modu- 4.0 kHz to 63.0 kHz lation

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-113 Table 1-17 (continued) Technical specifications for OSIC optical interface circuit packs (10G line interface) Parameter Modulation Type Baud Rate Encoding Format OSIC (NTK528XAE5) On-Off Keying (OOK) 16.67 or 83.33 NRZ or 3SB1 (3 symbols/bit)

Note 1: The typical power consumption values are based on operation at an ambient temperature of 25 (+/-3oC) and voltage of 54 V dc (+/-2.5 V). Note 2: The power budget values are based on the maximum power consumption in an ambient temperature range from 5oC to 40oC at a voltage of 40 V dc (+/-2.5 V). These values must be used in sizing feeders and estimating theoretical maximum power draw.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-114 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Submarine Line Idler 10 Channel (SLIC10 C-Band) circuit pack (NTK554HA) and Submarine Line Idler 10 Channel (SLIC10 Flex C-Band) circuit pack (NTK554HC) Overview
The Submarine Line Idler 10 Channel (SLIC10 C-Band) circuit pack (also known as SLIC10) and Submarine Line Idler 10 Channel (SLIC10 Flex C-Band) circuit pack (also known as SLIC10 Flex) are idler circuit packs for submarine photonics line systems. They are used to control the per-wavelength power in an amplified system that uses a total output power amplifier control scheme. These circuit packs are improvement over the existing OSIC idlers currently in use. The primary purpose of the SLIC10 and SLIC10 Flex circuit packs are to provide lasers to form an idler pair. The main difference between SLIC10 and SLIC10 Flex circuit packs is that in case of a SLIC10 circuit pack (NTK554HA), all idler pairs will be C-band provisionable with a fixed ITU grid offset capability of +12.5 GHz or -12.5 GHz while in case of a SLIC10 Flex circuit pack (NTK554HC), all idler pairs will be C-band provisionable with tunable ITU grid offset capability from +12.5 GHz to -12.5 GHz in 0.1 increments. One or more idler pairs can be required at different wavelengths depending on the system implementation. SLIC10 and SLIC10 Flex wavelengths are intended to be inserted into the line like any other channel (for example, via a WSS port). The SLIC10 and SLIC10 Flex circuit packs are primarily used in Submarine applications. Figure 1-28 on page 1-115 shows the faceplate of a SLIC10 or SLIC10 Flex circuit pack. Figure 1-29 on page 1-116 provides a functional block diagram of the SLIC10 or SLIC10 Flex circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-115 Figure 1-28 SLIC10 or SLIC10 Flex circuit pack faceplate (example: NTK554HA or NTK554HC)

Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off

Monitor port Common Out port

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-116 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-29 SLIC10 or SLIC10 Flex circuit pack block diagram (NTK554HA or NTK554HC)

ITLA# 1 ITLA# 2 ITLA# 3 ITLA# 4 Power Combiner ITLA# 5 ITLA# 6 2 ITLA# 7 ITLA# 8 ITLA# 9 ITLA# 10 PD 1

Backplane

Processor Module

Power Supply

Legend ITLA PD Integrated tunable laser assembly Photodiode

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-117

Supported functionality
The SLIC10 circuit pack (NTK554HA) and SLIC10 Flex circuit pack (NTK554HC) provide the following functionality. includes five idler facility pairs, each creating a dual idler channel (against the common out port) to control the output power in a total output power (TOP) controlled system supports a tunable range of 88 wavelengths in case of a SLIC10 circuit pack (NTK554HA), all idler pairs will be C-band provisionable with a fixed ITU grid offset capability of +12.5 GHz or -12.5 GHz in case of a SLIC10 Flex circuit pack (NTK554HC), all idler pairs will be C-band provisionable with tunable ITU grid offset capability from +12.5 GHz to -12.5 GHz in 0.1 increments requires WSS 50 GHz w/OPM 9x1 circuit packs (such as NTK553FAE5) to function not allowed as pass thru channel type see Table 1-18 for function and connector type for each port

Table 1-18 SLIC10 and SLIC10 Flex optical interfaces Interface name Mon Common Out Physical port # 1 2 Function Monitor output port Optical output from the idler circuit pack Connector type LC LC

Performance monitoring
The 6500 monitors and collects physical PMs for SLIC10 and SLIC10 Flex circuit pack facilities. Table 1-19 on page 1-118 provides a list of monitor types supported on SLIC10 and SLIC10 Flex circuit packs. Figure 1-30 on page 1-119 shows the SLIC10 and SLIC10 Flex circuit pack optical monitoring points. For detailed information and procedures associated with performance monitoring, refer to Fault Management - Performance Monitoring, 323-1851-520.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-118 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-19 Monitor types table for SLIC10 and SLIC10 Flex circuit packs Monitor Type Facility OPTMON OPT-OTS OPTAVG-OTS OPTMIN-OTS OPTMAX-OTS X X X X

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-119 Figure 1-30 SLIC10 and SLIC10 Flex circuit pack optical monitoring points

ITLA# 1 ITLA# 2 ITLA# 3 ITLA# 4 Power Combiner ITLA# 5 ITLA# 6 2 ITLA# 7 ITLA# 8 ITLA# 9 ITLA# 10 PD 1

Backplane

PMs collected at PD location Facility: OPTMON port 2 Parameter: OPT-OTS*

Processor Module

Power Supply

* AVG, MIN, and MAX measurements also provided

Legend ITLA PD Integrated tunable laser assembly Ph t di d

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-120 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Alarms
For a complete list of alarm clearing procedures for 6500, refer to Part 1 and Part 2 of Fault Management - Alarm Clearing, 323-1851-543.
Equipment alarms

Autoprovisioning Mismatch Circuit Pack Failed Circuit Pack Missing Circuit Pack Mismatch Circuit Pack Upgrade Failed Database Not Recovered For Slot Intercard Suspected Internal Mgmt Comms Suspected Provisioning Incompatible Laser Failed Target Unachievable Tx Tuning In Progress Software Auto-Upgrade in Progress Software Auto-Upgrade Failed

Idler Facility alarm

COM alarms

Equipping rules
The following equipping rules apply to SLIC10 or SLIC10 Flex circuit pack: is a double slot interface can be equipped in slot 1 to 13 (except slots 7 and 8 if cross-connect circuit packs are provisioned in slots 7 and 8) of the 14-slot packet-optical, optical, converged optical, optical/front electrical, converged optical/front electrical, optical/rear electrical, or converged optical/rear electrical shelves. SLIC10 or SLIC10 Flex circuit pack cannot be placed in slot 14 since SLIC10 or SLIC10 Flex circuit pack is a double slot interface. Attention: SLIC10 circuit pack (NTK554HA) and SLIC10 Flex circuit pack (NTK554HC) are not supported with metro front electrical shelf (NTK503GA).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-121

can be equipped in slots 1-7, 11-17, 21-27, and 31-37 of the 32-slot packet-optical shelf. SLIC10 or SLIC10 Flex circuit pack cannot be placed in slot 8, 18, 28, or 38 since SLIC10 or SLIC10 Flex circuit pack is a double slot interface. can be equipped in slots 1 to 6 of the 7-slot optical shelf. SLIC10 or SLIC10 Flex circuit pack cannot be placed in slot 7 since SLIC10 or SLIC10 Flex circuit pack is a double slot interface. cannot be equipped in the 2-slot shelf.

The following restrictions on using a cross-connect circuit pack are applied when deploying a SLIC10 or SLIC10 Flex circuit pack: the SLIC10 or SLIC10 Flex circuit packs do not use any cross-connect capacity and can be installed in shelves equipped with or without cross-connect circuit packs In a 14-slot shelf type, when the SLIC10 or SLIC10 Flex circuit packs are installed in slots 7 and 8, only Broadband circuit packs or Photonic circuit packs can be provisioned in the other interface slots (slots 1 to 6 and 9 to14), as MSPP interface circuit packs require a cross-connect circuit pack. See Part 1 of 6500 Planning, NTRN10CF (Chapter 3) for a full list of supported Broadband and Photonic circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-122 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Technical specifications
Table 1-20 lists the weight, power consumption, and other specifications for the SLIC10 and SLIC10 Flex optical interface circuit packs.
Table 1-20 Technical specifications for SLIC10 and SLIC10 Flex optical interface circuit packs Parameter Weight (estimated) Power consumption Connector type Frequency range (50 GHz spacing) Wavelength range (50 GHz spacing) Total Output Power (max) Per-wavelength power range Nominal loss for MON port to Tx Frequency offset SLIC10 (NTK554HA) and SLIC10 Flex (NTK554HC) 1.9 kg (4.2 lb) Typical (W): 40 (see Note 1) Power Budget (W): 70 (see Note 2) LC 191.5375 THz to 195.9125 THz 1530.237 nm to 1565.190 nm 15 dBm -2.4 dBm to +6.0 dBm 10 dB SLIC10 (NTK554HA): fixed at +/-12.5 GHz SLIC10 Flex (NTK554HC): adjustable between +12.5 GHZ and -12.5 GHZ in 0.1 GHz increments Note 1: The typical power consumption values are based on operation at an ambient temperature of 25 (+/-3oC) and voltage of 54 V dc (+/-2.5 V). Note 2: The power budget values are based on the maximum power consumption in an ambient temperature range from 5oC to 40oC at a voltage of 40 V dc (+/-2.5 V). These values must be used in sizing feeders and estimating theoretical maximum power draw.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-123

DWDM wavelengths
Table 1-21 lists the DWDM C-band frequencies and wavelengths for the following circuit packs supporting tunable transmitters in 50 GHz spacing: 40G OCLD C-band (NTK539PAE5/NTK539PBE5/NTK539PCE5/NTK539PDE5/ NTK539PEE5/NTK539PFE5) and Wavelength-selective 40G OCLD C-band (NTK539RAE5/NTK539RBE5/NTK539RCE5/NTK539RDE5) 40G UOCLD (NTK539XAE5/NTK539XEE5)

Table 1-21 DWDM C-band wavelengths (50 GHz spacing) Frequency Wavelength (nm) Frequency (THz) (THz) 196.25 196.20 196.15 196.10 196.05 196.00 195.95 195.90 195.85 195.80 195.75 195.70 195.65 195.60 195.55 195.50 195.45 195.40 195.35 195.30 1527.60 (see Note 1) 1527.99 (see Note 2) 1528.38 (see Note 2) 1528.77 1529.16 1529.55 1529.94 1530.33 1530.72 1531.12 1531.51 1531.90 1532.29 1532.68 1533.07 1533.47 1533.86 1534.25 1534.64 1535.04 195.25 195.20 195.15 195.10 195.05 195.00 194.95 194.90 194.85 194.80 194.75 194.70 194.65 194.60 194.55 194.50 194.45 194.40 194.35 194.30 Wavelength (nm) Frequency (THz) 1535.43 1535.82 1536.22 1536.61 1537.00 1537.40 1537.79 1538.19 1538.58 1538.98 1539.37 1539.77 1540.16 1540.56 1540.95 1541.35 1541.75 1542.14 1542.54 1542.94 194.25 194.20 194.15 194.10 194.05 194.00 193.95 193.90 193.85 193.80 193.75 193.70 193.65 193.60 193.55 193.50 193.45 193.40 193.35 193.30 Wavelength (nm) 1543.33 1543.73 1544.13 1544.53 1544.92 1545.32 1545.72 1546.12 1546.52 1546.92 1547.32 1547.72 1548.11 1548.51 1548.91 1549.32 1549.72 1550.12 1550.52 1550.92

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-124 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-21 (continued) DWDM C-band wavelengths (50 GHz spacing) Frequency Wavelength (nm) Frequency (THz) (THz) 193.25 193.20 193.15 193.10 193.05 193.00 192.95 192.90 192.85 192.80 192.75 192.70 1551.32 1551.72 1552.12 1552.52 1552.93 1553.33 1553.73 1554.13 1554.54 1554.94 1555.34 1555.75 192.65 192.60 192.55 192.50 192.45 192.40 192.35 192.30 192.25 192.20 192.15 192.10 Wavelength (nm) Frequency (THz) 1556.15 1556.55 1556.96 1557.36 1557.77 1558.17 1558.58 1558.98 1559.39 1559.79 1560.20 1560.61 192.05 192.00 191.95 191.90 191.85 191.80 191.75 191.70 191.65 191.60 191.55 191.50 191.45 191.40 191.35 Note 1: This wavelength is only applicable to 40G OCLD circuit packs. Note 2: This wavelength is only applicable to 40G OCLD and 40G UOCLD circuit packs. Note 3: This wavelength is only applicable to Wavelength-selective 40G OCLD circuit packs. Wavelength (nm) 1561.01 1561.42 1561.83 1562.23 1562.64 1563.05 1563.45 1563.86 1564.27 1564.68 1565.09 1565.50 (see Note 2) 1565.90 (see Note 3) 1566.31 (see Note 3) 1566.72 (see Note 3)

Table 1-22 on page 1-125 lists the DWDM L-band frequencies and wavelengths for the 40G OCLD L-band circuit pack (NTK539PUE5) supporting tunable transmitters in 50 GHz spacing.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-125 Table 1-22 DWDM L-band wavelengths (50 GHz spacing) Frequency Wavelength (nm) Frequency (THz) (THz) 191.10 191.05 191.00 190.95 190.90 190.85 190.80 190.75 190.70 190.65 190.60 190.55 190.50 190.45 190.40 190.35 190.30 190.25 190.20 190.15 190.10 190.05 190.00 189.95 189.90 189.85 189.80 189.75 189.70 189.65 189.60 189.55 1568.77 1569.18 1569.59 1570.01 1570.42 1570.83 1571.24 1571.65 1572.06 1572.48 1572.89 1573.30 1573.71 1574.13 1574.54 1574.95 1575.37 1575.78 1576.20 1576.61 1577.03 1577.44 1577.86 1578.27 1578.69 1579.10 1579.52 1579.93 1580.35 1580.77 1581.18 1581.60 189.50 189.45 189.40 189.35 189.30 189.25 189.20 189.15 189.10 189.05 189.00 188.95 188.90 188.85 188.80 188.75 188.70 188.65 188.60 188.55 188.50 188.45 188.40 188.35 188.30 188.25 188.20 188.15 188.10 188.05 188.00 187.95 Wavelength (nm) Frequency (THz) 1582.02 1582.44 1582.85 1583.27 1583.69 1584.11 1584.53 1584.95 1585.36 1585.78 1586.20 1586.62 1587.04 1587.46 1587.88 1588.30 1588.73 1589.15 1589.57 1589.99 1590.41 1590.83 1591.26 1591.68 1592.10 1592.52 1592.95 1593.37 1593.79 1594.22 1594.64 1595.06 187.90 187.85 187.80 187.75 187.70 187.65 187.60 187.55 187.50 187.45 187.40 187.35 187.30 187.25 187.20 187.15 187.10 187.05 187.00 186.95 186.90 186.85 186.80 186.75 186.70 186.65 186.60 186.55 186.50 186.45 186.40 186.35 Wavelength (nm) 1595.49 1595.91 1596.34 1596.76 1597.19 1597.62 1598.04 1598.47 1598.89 1599.32 1599.75 1600.17 1600.60 1601.03 1601.46 1601.88 1602.31 1602.74 1603.17 1603.60 1604.03 1604.46 1604.88 1605.31 1605.74 1606.17 1606.60 1607.04 1607.47 1607.90 1608.33 1608.76

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-126 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Latency specifications for 40G circuit packs


Table 1-23 to Table 1-25 on page 1-131 provide end-to-end, unidirectional latency for a single component of the traffic path through 40G circuit packs.
Table 1-23 Latency specifications for Wavelength-selective 40G OCLD/40G OCLD/40G UOCLD and 40G MUX OCI circuit packs DWDM circuit pack Description and (PEC) 40G OCLD Description and (PEC) 40G MUX OCI Client circuit pack Client Mapping Typical uni-directional, end-to-end latency (s) (see Note) NTK525CAE5 77 75 NTK525CFE5 68 68

(NTK539PAE5/ (NTK525CAE5 NTK539PBE5/ and NTK539PCE5/ NTK525CFE5) NTK539PDE5/ NTK539PEE5/ NTK539PFE5/ NTK539PUE5) or Wavelengthselective 40G OCLD (NTK539RAE5/ NTK539RBE5/ NTK539RCE5/ NTK539RDE5/ NTK539REE5)

OC-192/ 10.7G-OPU2 (Synchronous STM-64 CBR10G) ETH10G 11.05G-OPU1e (PCS transparent), or 11.09G-OPU2e (PCS transparent) Any packet size 10.7G-GFP/OPU2 (standard/MAC transparent), or G.7041 GFP-F mappings 10.7G-GFP/OPU2+7 (preamble/MAC transparent), or 10.7G-GFP/OPU2+7 (preamble/ordered set/MAC transparent); NTK525CFE5 only Packet mapping with 64 byte packets Add this value for all ETH10G GFP-F mappings with 1518 byte packets Add this value for all ETH10G GFP-F mappings with 9600 byte packets FC800 Enh CBR10G to OPU2e

76

68

15

NA NA

69 69

FC1200 512/513 TTT, GFP-T to OPU2e (TCODEGFPT)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-127 Table 1-23 (continued) Latency specifications for Wavelength-selective 40G OCLD/40G OCLD/40G UOCLD and 40G MUX OCI circuit packs DWDM circuit pack Description and (PEC) 40G OCLD Description and (PEC) 40G MUX OCI Client circuit pack Client OTM2 OTM2 OTM2 OTM2 Mapping ODU transparent regen, Null FEC, 10.7G ODU transparent regen, Null FEC, 11.05G/11.09G ODU transparent regen, RS8 FEC, 10.7G ODU transparent regen, RS8 FEC, 11.05G/11.09G Typical uni-directional, end-to-end latency (s) (see Note) NTK525CAE5 77 76 83 82 NTK525CFE5 69 69 75 74

(NTK539PAE5/ (NTK525CAE5 NTK539PBE5/ and NTK539PCE5/ NTK525CFE5) NTK539PDE5/ NTK539PEE5/ NTK539PFE5/ NTK539PUE5) or Wavelengthselective 40G OCLD (NTK539RAE5/ NTK539RBE5/ NTK539RCE5/ NTK539RDE5/ NTK539REE5)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-128 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-23 (continued) Latency specifications for Wavelength-selective 40G OCLD/40G OCLD/40G UOCLD and 40G MUX OCI circuit packs DWDM circuit pack Description and (PEC) 40G UOCLD Description and (PEC) 40G MUX OCI Client circuit pack Client Mapping Typical uni-directional, end-to-end latency (s) (see Note) NTK525CAE5 158 157 NTK525CFE5 149 149

(NTK539XAE5/ (NTK525CAE5 NTK539XEE5) and NTK525CFE5)

OC-192/ 10.7G-OPU2 (Synchronous STM-64 CBR10G) ETH10G 11.05G-OPU1e (PCS transparent), or 11.09G-OPU2e (PCS transparent) Any packet size G.7041 GFP-F packet mappings (packet mapping with 64 byte packets): G.7041 GFP-F mappings 10.7G-GFP/OPU2 (standard/MAC transparent), or 10.7G-GFP/OPU2+7 (preamble/MAC transparent), or 10.7G-GFP/OPU2+7 (preamble/ordered set/MAC transparent); NTK525CFE5 only Add this value for all ETH10G GFP-F mappings with 1518 byte packets Add this value for all ETH10G GFP-F mappings with 9600 byte packets FC800 Enh CBR10G to OPU2e

157

150

15

NA NA

151 151

FC1200 512/513 TTT, GFP-T to OPU2e (TCODEGFPT)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-129 Table 1-23 (continued) Latency specifications for Wavelength-selective 40G OCLD/40G OCLD/40G UOCLD and 40G MUX OCI circuit packs DWDM circuit pack Description and (PEC) 40G UOCLD Description and (PEC) 40G MUX OCI Client circuit pack Client OTM2 OTM2 OTM2 OTM2 Mapping ODU transparent regen, Null FEC, 10.7G ODU transparent regen, Null FEC, 11.05G/11.09G ODU transparent regen, RS8 FEC, 10.7G ODU transparent regen, RS8 FEC, 11.05G/11.09G Typical uni-directional, end-to-end latency (s) (see Note) NTK525CAE5 158 157 165 164 NTK525CFE5 151 150 156 156

(NTK539XAE5/ (NTK525CAE5 NTK539XEE5) and NTK525CFE5)

Note: The uni-directional, end-to-end latency is measured one way from (input to output). For example for a path from a client 40G MUX OCI (NTK525CAE5) input to a far-end client 40G MUX OCI output through two 40G OCLDs or Wavelength-selective 40G OCLDs when client mapping is OC-192/STM-64, the total latency is 77 s (not 2x77= 154 s)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-130 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-24 Latency specifications for Wavelength-selective 40G OCLD/40G OCLD/40G UOCLD and 40G OCI, 40G+ CFP OCI, and 40/43G OCI circuit packs DWDM circuit pack Description and (PEC) 40G OCLD (NTK539PAE5/ NTK539PBE5/ NTK539PCE5/ NTK539PDE5/ NTK539PEE5/ NTK539PFE5/ NTK539PUE5) or Wavelengthselective 40G OCLD (NTK539RAE5/ NTK539RBE5/ NTK539RCE5/ NTK539RDE5/ NTK539REE5) 40G UOCLD (NTK539XAE5/ NTK539XEE5) N/A 40G OCI, 40G+ 40GE CFP OCI, and OC768/STM256 157 40/43G OCI (NTK529SAE5, OTU3 (with RS8 FEC) N/A NTK529SJE5, and NTK529SDE5) OTU3 (with FEC OFF) N/A 153 153 155 153 N/A 157 163 157 Client circuit pack Description and (PEC) Client mapping Typical uni-directional, end-to-end latency (s) (see Note) NTK529SAE5 NTK529SJE5 NTK529SDE5 69 69 71 69 N/A 75 81 75

N/A 40G OCI, 40G+ 40GE CFP OCI, and OC768/STM256 75 40/43G OCI (NTK529SAE5, OTU3 (with RS8 FEC) N/A NTK529SJE5, and NTK529SDE5) OTU3 (with FEC OFF) N/A

Note: The uni-directional, end-to-end latency is measured one way from (input to output). For example for a path from a client 40G OCI, 40G+ CFP OCI, or 40/43G OCI input to a far-end client 40G OCI, 40G+ CFP OCI, or 40/43G OCI output through two 40G OCLDs or Wavelength-selective 40G OCLDs when client mapping is OC-768/STM-256, the total latency is 75 s (not 2x75= 150 s).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-131 Table 1-25 Latency specifications for Wavelength-selective 40G OCLD, 40G OCLD, and 40G UOCLD circuit packs (regen) DWDM circuit pack Description PEC 40G OCLD DWDM circuit pack Description PEC Typical uni-directional, end-to-end latency (s)

NTK539PAE5/ 40G OCLD NTK539PBE5/ NTK539PCE5/ NTK539PDE5/ NTK539PEE5/ NTK539PFE5/ NTK539PUE5

NTK539PAE5/ 66 (see Note 1) NTK539PBE5/ NTK539PCE5/ NTK539PDE5/ NTK539PEE5/ NTK539PFE5/ NTK539PUE5

40G OCLD

NTK539PAE5/ Wavelength- NTK539RAE5/ 66 (see Note 2) NTK539RBE5/ NTK539PBE5/ selective NTK539RCE5/ NTK539PCE5/ 40G OCLD NTK539RDE5/ NTK539PDE5/ NTK539REE5 NTK539PEE5/ NTK539PFE5/ NTK539PUE5 40G UOCLD NTK539XAE5/ NTK539XEE5 40G OCLD 148 (see Note 3)

40G UOCLD NTK539XAE5/ NTK539XEE5 40G UOCLD NTK539XAE5/ NTK539XEE5

NTK539PAE5/ 215 (Dual Regen; see Note 4) NTK539PBE5/ NTK539PCE5/ NTK539PDE5/ NTK539PEE5/ NTK539PFE5/ NTK539PUE5

40G UOCLD NTK539XAE5/ NTK539XEE5

Wavelength- NTK539RAE5/ 215 (Dual Regen; see Note 5) selective NTK539RBE5/ 40G OCLD NTK539RCE5/ NTK539RDE5/ NTK539REE5

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-132 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-25 (continued) Latency specifications for Wavelength-selective 40G OCLD, 40G OCLD, and 40G UOCLD circuit packs (regen) DWDM circuit pack Description PEC DWDM circuit pack Description PEC Typical uni-directional, end-to-end latency (s)

Note 1: Regen mode is two 40G OCLD circuit packs with a transponder connection between the line-side ports. The latency value is measured from the line-side Rx port of one 40G OCLD circuit pack forming the regen pair to the line-side Tx port of the other 40G OCLD circuit pack forming the regen pair. Note 2: Regen mode is one 40G OCLD and one Wavelength-selective 40G OCLD circuit pack with a transponder connection between the line-side ports. The latency value is measured from the line-side Rx port of 40G OCLD circuit pack forming the regen pair to the line-side Tx port of the Wavelength-selective 40G OCLD circuit pack forming the regen pair. Note 3: Regen mode is two 40G UOCLD circuit packs with a transponder connection between the line-side ports. The latency value is measured from the line-side Rx port of one 40G UOCLD circuit pack forming the regen pair to the line-side Tx port of the other 40G UOCLD circuit pack forming the regen pair. Note 4: This dual regen consists of two 40G UOCLD => 40G OCLD regens connected by 0km of fiber (additional fiber latency (in microseconds) = 4.897 X Fiber length (km)). Each 40G UOCLD => 40G OCLD regen has one transponder connection between the line-side ports in each direction. This latency applies to both (40G UOCLD => 40G OCLD ---fiber--- 40G OCLD => 40G UOCLD) as well as (40G OCLD => 40G UOCLD ---fiber--- 40G UOCLD => 40G OCLD) configurations. The latency value is measured from the line-side Rx port of the first 40G UOCLD => 40G OCLD regen to the line-side Tx port of the other 40G UOCLD => 40G OCLD regen and includes the uni-directional latency for all 4 circuit packs. Note 5: This dual regen consists of two 40G UOCLD => Wavelength-selective 40G OCLD regens connected by 0km of fiber (additional fiber latency (in microseconds) = 4.897 X Fiber length (km)). Each 40G UOCLD => Wavelength-selective 40G OCLD regen has one transponder connection between the line-side ports in each direction. This latency applies to both (40G UOCLD => Wavelength-selective 40G OCLD ---fiber--- Wavelength-selective 40G OCLD => 40G UOCLD) as well as (Wavelength-selective 40G OCLD => 40G UOCLD ---fiber--- 40G UOCLD => Wavelength-selective 40G OCLD) configurations. The latency value is measured from the line-side Rx port of the first 40G UOCLD => Wavelength-selective 40G OCLD regen to the line-side Tx port of the other 40G UOCLD => Wavelength-selective 40G OCLD regen and includes the uni-directional latency for all 4 circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-133

40G, OSIC, and SLIC10 circuit packs provisioning procedures


The following flowcharts provide the various steps/procedures that must be performed in order to have the 40G OCLD, Wavelength-selective 40G OCLD, 40G UOCLD, 40G OCI, 40/43G OCI, 40G+ CFP OCI, 40G MUX OCI, 40G XCIF, OSIC, and SLIC10 circuit packs ready to carry traffic. Mating with the 40G OTN XCIF circuit pack is covered in OTN I/F circuit packs, 323-1851-102.8.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-134 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

40G OCI / 40/43G OCI / 40G+ CFP OCI and 40G OCLD / Wavelength-selective 40G OCLD / 40G UOCLD
Install 40G OCI, 40/43G OCI, or 40G+ CFP OCI & 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD Circuit Packs and pluggables if applicable Procedures 1-1 and 1-2

Note: To use the photonic layer, make sure the photonic layer is provisioned. Refer to "Photonic circuit packs provisioning procedures" in 323-1851-102.6.

Fiber Client and Line Side Ports Procedures 1-3 & 1-4

Edit 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD OTM3 Facility Parameters (Tx Wavelength & Tx Power) Procedure 1-6 Add and edit client facilities on 40/43G OCI or 40G+ CFP OCI circuit pack Procedure 1-5

Provision ODU3 Transponder Cross-Connection between the OCI and the OCLD Procedure 1-10

Is 40G 1+1 Line Side Protection required? No Is line Side or OTU3 mapping layer GCC0/GCC1 Required? No Is this to be carried over a Photonic Layer? Yes See "Photonic Network SLAT" in the Photonic Layer Guide NTRN15DA

Yes

Change Protection Scheme to 1+1 Procedure 1-7

Yes

Provision GCC0/GCC1 Procedure 1-9

No

End Procedure

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-135

40G MUX OCI and 40G OCLD / Wavelength-selective 40G OCLD / 40G UOCLD
Install 40G MUX OCI & 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit pack(s) and install clients XFPs on 40G MUX OCI Procedure 1-1 & 1-2

Note : To use the photonic layer, make sure the photonic layer is provisioned. Refer to "Photonic circuit packs provisioning procedures" in 323-1851-102.6.

Fiber client and line side ports Procedures 1-3 & 1-4

Edit 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD OTM3 facility parameters (Tx Wavelength & Tx Power) Procedure 1-6

Add & edit 40G MUX OCI OTM2, OC-192, STM-64, or ETH10G client facility Procedure 1-5

Provision ODU3 Transponder Cross-Connection between the 40G MUX OCI and the 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD Procedure 1-10

Is line side or client side protection required? No Is GCC0/GCC1 required?

Yes

Change protection scheme to 1+1 or 1+1 Port TPT Procedure 1-7

Yes

Provision GCC0/GCC1 Procedure 1-9

No Is this to be carried over a Photonic Layer? Yes See "Photonic Network SLAT" in the Photonic Layer Guide NTRN15DA End Procedure

No

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-136 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD regenerator


Install 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit packs Procedure 1-1

Note: To use the photonic layer, make sure the photonic layer is provisioned. Refer to "Photonic circuit packs provisioning procedures" in 323-1851-102.6.

Fiber line side ports Procedures 1-3 & 1-4

Edit 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD OTM3 facility parameters (Tx Wavelength & Tx Power) Procedure 1-6 Provision ODU3 Transponder cross-connection between the 2 OCLDs Procedure 1-10

Is GCC0 required? No Is this to be carried over a Photonic Layer? Yes

Yes

Provision GCC0 Procedure 1-9

No

End Procedure

See "Photonic Network SLAT" in the Photonic Layer Guide NTRN15DA

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-137

40G XCIF and 40G OCLD / Wavelength-selective 40G OCLD / 40G UOCLD
Note 1: To use the photonic layer, make sure the photonic layer is provisioned. Refer to "Photonic circuit packs provisioning procedures" in 323-1851-102.6. Note 2: Protection is not supported when Fiber line side ports 40G XCIF is mated with Wavelength-selective Procedures 1-3 & 1-4 40G OCLD or 40G UOCLD. Edit 40G OCLD, Wavelength-selective Note 3: For control plane provisioning procedures, refer to 40G OCLD, or 40G UOCLD Configuration - Control Plane, 323-1851-330.
OTM3 facility parameters (Tx wavelength & Tx power) Procedure 1-6 Change 40G XCIF equipment mode Procedure 1-12 Add OC192/STM64 client facility Procedure 1-5 Edit the OC192/STM64 facility to OOS Procedure 1-13 Edit the OC192/STM64 facility parameters as required Procedure 1-6 Change protection 1+1 scheme to 1+1 Procedure 1-7 BLSR/MS-SPRing Change protection scheme to BLSR /MS-SPRing Procedure 1-7 Unprotected/UPSR Create ring configuration Procedure 1-8 Install 40G XCIF & 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD circuit pack(s) Procedure 1-1

OC192/STM64 protection?

Is DCC/GCC required? Yes No Edit the OC192/STM64 facility to IS Procedure 1-13

Provision lower layer DCC/GCC and router circuit Procedure 1-9

Path connections to be provisioned? No Is this to be carried over a Photonic Layer? No End Procedure

Yes

Provision path cross-connections Procedure 1-11

Yes

See "Photonic Network SLAT" in the Photonic Layer Guide NTRN15DA

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-138 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

OSIC submarine application


Install OSIC circuit packs Procedure 1-1

Edit OSIC OTM2 facility parameters (depending on whether Idler or Supervisory Channel Idler mode required) Procedure 1-6

Provision the supervisory channel address list See Submarine Networking Application Guide, NTRN72AA

Configure and test CPL or 6500 SLTE See Submarine Networking Application Guide, NTRN72AA

Perform a supervisory scan See Submarine Networking Application Guide, NTRN72AA

Provisioning complete

SLIC10/SLIC10 Flex submarine application


Install SLIC10/SLIC10 Flex circuit pack(s) Procedure 1-1 Install the WSS circuit pack See Photonic Circuit Packs and Modules, 323-1851-102.6 Connect the fiber between SLIC10/SLIC10 Flex and WSS circuit packs Procedures 1-3 and 1-4

Edit the IDLER facility parameters on the SLIC10/SLIC10 Flex Procedure 1-6

Configure and test the SLTE See Submarine Networking Application Guide, NTRN72AA

Provisioning complete

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-139

Provisioning rules summary for the 40G OCI circuit packs:


If an OTN cross-connect is not provisioned in the shelf, the circuit pack supports the broadband facilities (OTMn, ETH40G, OC768/STM256) only. If an OTN cross-connect is provisioned in the shelf, the facilities must be manually provisioned. Manual provisioning of broadband facilities is possible when mated with 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD. For the NTK529SJE5 variant, manual provisioning of OTN I/F facilities is possible when mated with 40G OTN XCIF with an equipment profile of 40GNNI. PTP provisioning triggers equipment mating with the 40G OTN XCIF. See OTN I/F circuit packs, 323-1851-102.8, for more information about the OTN I/F facilities. If an OTN cross-connect is not provisioned in the shelf, the circuit pack supports the broadband facilities (OTMn, ETH10G, OC192/STM64) only. If an OTN cross-connect is provisioned in the shelf, the facilities must be manually provisioned. Manual provisioning of broadband facilities is possible when mated with 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD. For the NTK525CFE5 variant, manual provisioning of OTN I/F facilities is possible when mated with 40G OTN XCIF with an equipment profile of 10G. PTP provisioning triggers equipment mating with the 40G OTN XCIF. See OTN I/F circuit packs, 323-1851-102.8, for more information about the OTN I/F facilities.

Provisioning rules summary for the 40G MUX OCI circuit packs

Provisioning rules summary for the 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs:
If an OTN cross-connect is not provisioned in the shelf, the circuit pack supports the broadband facilities (OTM3) only. If an OTN cross-connect is provisioned in the shelf, the facilities must be manually provisioned. Manual provisioning of broadband facilities is possible when mated with 40G OCI, 40G MUX OCI, or 40G XCIF. Manual provisioning of OTN I/F facilities is possible when mated with 40G OTN XCIF with an equipment profile of 40GNNI, OTU3E2 or 4x10G. PTP provisioning triggers equipment mating with the 40G OTN XCIF. See OTN I/F circuit packs, 323-1851-102.8, for more information about the OTN I/F facilities.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-140 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Provisioning rules summary for the 40G XCIF circuit packs


In a 14-slot converged shelf with a 160G cross-connect, the 40G XCIF with 40G OCLD or Wavelength-selective 40G OCLD is only supported in slots 6 and 10. The 40G XCIF and 40G UOCLD combination is not supported with the 160G cross-connect. With a 240G and above cross-connect, the 40G XCIF is supported in all even slots, plus slots 1, 13, 21, and 33 of a 32-slot shelf and slots 1 and 9 of a 14-slot shelf. If the 40G XCIF is paired with a 40G OCLD or Wavelength-selective 40G OCLD, the 40G OCLD or Wavelength-selective 40G OCLD must be in the odd slot to the left of the 40G XCIF in even slot. If the 40G XCIF is paired with a 40G UOCLD, they are supported in the following slots on a 14-slot shelf: 40G XCIF in slot 1 and 40G UOCLD in slots 2/3 40G XCIF in slot 6 and 40G UOCLD in slots 4/5 40G XCIF in slot 9 and 40G UOCLD in slots 10/11 40G XCIF in slot 14 and 40G UOCLD in slots 12/13 If the 40G XCIF is paired with a 40G UOCLD, they are supported in the following slots on a 32-slot shelf: 40G XCIF in slot 1 and 40G UOCLD in slots 2/3 40G XCIF in slot 6 and 40G UOCLD in slots 4/5 40G XCIF in slot 13 and 40G UOCLD in slots 14/15 40G XCIF in slot 18 and 40G UOCLD in slots 16/17 40G XCIF in slot 21 and 40G UOCLD in slots 22/23 40G XCIF in slot 26 and 40G UOCLD in slots 24/25 40G XCIF in slot 33 and 40G UOCLD in slots 34/35 40G XCIF in slot 38 and 40G UOCLD in slots 36/37 The OTM3 facility is auto-created/deleted with the 40GXCIF equipment. The OCn facilities can only be provisioned after 40G XCIF is mated (ODU3 transponder connection is provisioned). The ODU3 transponder connection can only be deleted after all OCn facilities have been deleted. The equipment profile attribute is supported on the 40GXCIF equipment to configure the OCn mode as OC192/STM64. OC768/STM256 is not supported in this release but not blocked.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-141

The 40G XCIF does not support physical ports. All interfaces are defined with virtual port numbers starting with value 100: 40G interface for OTM3: port 100 10G interfaces for OC192 and OTM2: ports 101 to 104

In OC192/STM64 mode, the OC192/STM64 facility is manually created/deleted. The OTM2 layer facility and ODU2 connections are auto-created/deleted/managed with the client OC192 facility.

Table 1-26 provides references to different procedures covered in this chapter.


Table 1-26 Procedures in this chapter Topic Procedure 1-1 Provisioning a circuit pack automatically Procedure 1-2 Provisioning a pluggable automatically Procedure 1-3 Routing fiber-optic cables onto the 6500 shelf Procedure 1-4 Connecting fiber-optic cables to circuit packs Procedure 1-5 Adding a facility to an equipment Procedure 1-6 Editing facility parameters Procedure 1-7 Changing the protection scheme for a pair of facilities Procedure 1-8 Creating ring configurations Procedure 1-9 Adding a new entry in the communications settings Procedure 1-10 Adding transponder connections Procedure 1-11 Adding a path connection Procedure 1-12 Changing the 40G XCIF equipment mode Procedure 1-13 Changing the primary state of a facility Procedure 1-14 Changing the primary state of a circuit pack or pluggable Procedure 1-15 Deleting a facility from an equipment Procedure 1-16 Deleting a circuit pack or pluggable Page 1-142 1-143 1-144 1-147 1-150 1-155 1-157 1-165 1-168 1-170 1-173 1-176 1-177 1-179 1-181 1-183

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-142 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Procedure 1-1 Provisioning a circuit pack automatically


If automatic equipping is enabled, a 40G circuit pack and any pluggables present are automatically provisioned when inserted in the shelf. Facilities may or may not auto-provision, depending on the circuit pack and pluggable type. See Table 1-27 on page 1-152 for facilities that auto-provision and facilities that must be manually provisioned. To enable automatic equipping, refer to the Enabling/disabling slot-based automatic equipping procedure in Administration and Security, 323-1851-301. See the Equipping rules section for supported slots for 40G OCLD, Wavelength-selective 40G OCLD, 40G OCI, 40G MUX OCI, 40G XCIF, 40G UOCLD, OSIC and SLIC10/SLIC10 Flex. If a circuit pack is inserted in an unsupported slot, an Autoprovisioning Mismatch alarm is raised.

CAUTION
Risk of equipment damage

Electrostatic discharge can damage electrostatic sensitive devices. Use antistatic protection to avoid damaging circuit packs.

Prerequisites
To provision equipment for an empty equipment slot, ensure the last equipment that occupied the slot and its related facilities and cross-connects have been deleted. Ensure the plastic pin protector on the circuit pack has been removed. Ensure automatic equipping is enabled.
Action Insert the circuit pack in the correct slot in the shelf. If you are logged in to Site Manager when you automatically provision a circuit pack, the Equipment & Facility Provisioning application will auto-refresh to display the circuit pack in the list of available equipment. You can also click the Refresh button to do the manual refresh.
end

Step 1

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-143

Procedure 1-2 Provisioning a pluggable automatically


Pluggables are supported on the 40G MUX OCI and 40G+ CFP OCI circuit packs only. This procedure is not applicable to other 40G circuit packs. If automatic equipping is enabled, when inserted in the circuit pack, a pluggable equipment is automatically provisioned but facilities are not auto-created. If a pluggable was originally provisioned and then manually deleted, reseating any pluggable on the 40G MUX OCI circuit pack will trigger the auto-provisioning of all pluggable equipment present on the same circuit pack. You need to manually delete the pluggables that are not desired. To enable automatic equipping, refer to the Enabling/disabling slot-based automatic equipping procedure in Administration and Security, 323-1851-301.

CAUTION
Risk of equipment damage

Electrostatic discharge can damage electrostatic sensitive devices. Use antistatic protection to avoid damaging circuit packs.

Prerequisites
To provision a pluggable for an empty circuit pack port, ensure the last pluggable that occupied the circuit pack port and its related facilities and cross-connects have been deleted. Ensure the plastic pluggable port protector has been removed. Ensure automatic equipping is enabled.
Action Insert the pluggable in the correct circuit pack port in the shelf. XFPs are supported in ports 1 to 4 of the 40G MUX OCI circuit pack. CFPs are supported in port 1 of the 40G+ CFP OCI circuit pack. Repeat step 1 for all pluggables to be provisioned.
end

Step 1

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-144 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Procedure 1-3 Routing fiber-optic cables onto the 6500 shelf


Use this procedure to route fiber-optic cables onto the 2-slot, 7-slot, 14-slot or 32-slot 6500 shelf, as applicable. In order to prevent congestion in the shelf fiber manager and minimize interference between fiber patch cords and a shelf front cover, you must consider the recommendations detailed in Some operational considerations in 323-1851-151, Planning - Ordering Information, if any of the following apply: using fiber patch cords with a boot length greater than 42.5 mm (not recommended, but using an extended depth cover solution will provide additional space in front of the circuit packs) using in-line optical attenuators (fixed pads) (not recommended, but using an extended depth cover solution will provide additional space in front of the circuit packs) using fiber patch cords with a 2.0 mm diameter when more than 192 fibers are required per side in a 14-slot shelf or per quadrant in a 32-slot shelf (using bend insensitive optical patch cords with 1.6 mm diameter is recommended when fiber manager congestion is a concern)

See Figure 1-31 on page 1-146 for an example of fiber routing on the shelf.

CAUTION
Risk of fiber-optic cable damage

The minimum bend radius for fiber-optic cable is 1.5 in. (3.8 cm). Observe this limit at all times to avoid low fiber-optic cable performance or damage.

CAUTION
Risk of equipment damage

Electrostatic discharge can damage electrostatic sensitive devices. Use antistatic protection to avoid damaging circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-145 Procedure 1-3 (continued) Routing fiber-optic cables onto the 6500 shelf Step 1 Action Wear an antistatic wrist strap or foot straps to protect the shelf from static damage. If using wrist strap, connect the wrist strap to the ESD jack on the shelf. Select your next step: If the shelf cover is installed on the card cage Then Remove the shelf cover (refer to the appropriate procedure in Part 2 of Installation, 323-1851-201).

not installed on the card cage Go to step 3. 3 4 If applicable, flip down the fiber channel door. Route the optical fibers or cables through the fiber channel. Route optical fibers or cables that terminate on slots 1 to 7 of 14-slot shelf or slot 1 to 8 and 21 to 28 of 32-slot shelf to the left side of the rack through the appropriate channel of the fiber routing guide. Route optical fibers or cables that terminate on slots 8 to 14 of 14-slot shelf or slot 11 to 18 and 31 to 38 of 32-slot shelf to the right side of the rack through the appropriate channel of the fiber routing guide. For 7-slot shelf, route optical fibers that terminate on slots1 to 4 toward the bottom of the rack through the appropriate channel of the fiber routing guide. Route optical fibers of slots 5 to 7 toward the top of the rack. For the 2-slot shelf, route optical fibers that terminate on slot 1, 2, and 15 through the large slot on the right side of the shelf to the appropriate channel of the fiber routing guide. Use curly locks or Velcro cable ties to bundle the fibers exiting the shelf. Use external fiber management drawers to store excess fiber cable. Fiber slack storage is not provided for fibers leaving the 6500 shelf. 5 6 Close the fiber channel door if applicable. If you have removed the shelf cover to route optical fibers and cables, re-install the shelf cover (refer to the appropriate procedure in Part 2 of Installation, 323-1851-201).
end

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-146 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Figure 1-31 Example of fiber routing on the 14-slot 6500 optical shelf

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-147

Procedure 1-4 Connecting fiber-optic cables to circuit packs


Use this procedure to connect fiber-optic cables to circuit packs.

Prerequisites
Make sure you have the appropriate patch cords before connecting fiber-optic cables. Make sure you have the correct tool to disconnect the connector. See Figure 1-32 on page 1-148. If you are using fixed attenuators for the optical interfaces and the shelf is equipped with a front cover, do not add the attenuators on the optical interface. Instead, add the required attenuators to the patch panel or inside a fiber storage tray. For 6500 circuit packs such as SMUX that the fiber connection is coming out from faceplate at 90 degrees, use fibers with standard short 42.5 mm flexible strain relief boots, NTTC50++V6 Ciena supplied patchcords or equivalent with Telcordia GR-326 compliant, short flexible LC strain relief boot (Corning or equivalent). Do not install in-line plug attenuators at the 6500 circuit pack faceplate on ports that are perpendicular to the faceplate (also not recommended on angled ports). See Figure 1-33 on page 1-149.

CAUTION
Risk of equipment damage

Electrostatic discharge can damage electrostatic sensitive devices. Use antistatic protection to avoid damaging circuit packs.

CAUTION
Risk of personal injury

When inserted in a shelf slot, the optical interface circuit pack emits laser light that can blind. Keep all optical connectors on the optical interface circuit packs capped when they are not connected to optical fiber cables. Never look directly into the end of an optical fiber.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-148 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Procedure 1-4 (continued) Connecting fiber-optic cables to circuit packs Step 1 Action Inspect and clean connectors and adaptors on patch cords. See Cleaning Connectors chapter in Part 2 of Installation, 323-1851-201. Make sure the two connectors to be mated are clean. 2 3 4 Connect the fiber-optic patch cord to the circuit pack port. Repeat step 1 and step 2 for all ports on the circuit pack. Making sure not to violate the fiber-optic cable minimum bend radius, place any slack fiber-optic cable in external fiber management drawers.
end

Figure 1-32 LC connector assembly and connector tool

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-149 Figure 1-33 6500 optical fiber boot length

Example of incorrect boot length

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-150 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Procedure 1-5 Adding a facility to an equipment


Use this procedure to: add a facility that was manually deleted add a facility for a pluggable on which the facility is not auto-created add an OC192/STM64 facility on a 40GXCIF add child TCMTTP or TCMCTP facilities to an OTM facility

The OC192/STM64 facility on a 40GXCIF can only be provisioned after 40G XCIF is mated (ODU3 transponder connection is provisioned).

Prerequisites
To perform this procedure you must use an account with a level 3 or higher UPC.
Step 1 2 3 4 Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. In the Equipment area, select the equipment or pluggable and port (if applicable) that will support the facility. See Table 1-27 on page 1-152 for facilities supported on 40G circuit packs. 5 6 Click Add in the Facility area to open the Add facility dialog box. The dialog box displays the first facility that is not provisioned and is available. Select the required facility type from the Facility Type drop-down list (if applicable). Selecting the SONET or SDH facility automatically sets the port mode to the appropriate mode. 7 If adding a child TCMTTP or TCMCTP facility, click the Add Child button in the parent OTM facility area.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-151 Procedure 1-5 (continued) Adding a facility to an equipment Step 8 Action Select the required parameters from the drop-down lists. See the following for facility attribute descriptions: 9 Table 1-33 on page 1-188 for OC192 /STM64 and OC768/STM256 facility parameters Table 1-34 on page 1-192 for ETH10G and ETH40G facility parameters Table 1-36 on page 1-199 for 40G MUX OCI OTM2 facility parameters Table 1-37 on page 1-203 for 40G XCIF OTM2 facility parameters Table 1-38 on page 1-204 for OSIC OTM2 facility parameters Table 1-39 on page 1-208 for OTM3 facility parameters Table 1-41 on page 1-219 for FLEX facility parameters for 40G MUX OCI Table 1-42 on page 1-221 for TCMTTP and TCMCTP facility parameters Table 1-43 on page 1-222 for OPTMON facility parameters Table 1-44 on page 1-223 for IDLER facility parameters
end

Click OK to add the facility and close the Add facility dialog box.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-152 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-27 Facilities supported on 40G, OSIC, and SLIC10/SLIC10 Flex circuit packs (Note 1) Circuit pack (Equipment) Facilities on the circuit pack Pluggable equipment P10GSEL Facilities on the pluggable (Note 2) ETH10G (WAN Note 9, OTM2, ADJ), TCMCTP (Note 12) OC192/STM64 (OTM2, ADJ), TCMCTP (Note 12) P10GEL P10GSOEL ETH10G (WAN Note 9, OTM2, ADJ), TCMCTP (Note 12) ETH10G (WAN Note 9, OTM2, ADJ), TCMCTP (Note 12) OC192/STM64 (OTM2, ADJ), TCMCTP (Note 12) OTM2 (ADJ), TCMTTP, TCMCTP (Note 12) FLEX (OTM2, ADJ, WAN Note 10) (Note 13), TCMCTP (Note 12) PXFP OTM2 (ADJ), TCMTTP, TCMCTP (Note 12) OC192/STM64 (OTM2, ADJ) (Note 11), TCMCTP (Note 12) ETH10G (WAN Note 9, OTM2, ADJ) (Note 11), TCMCTP (Note 12) 40G OCI (40GOCI) (Note 5) NTK529SAE5/SDE5 OC768/STM256 (OTM3) (Note 14) OTM3 (ADJ) (Note 15) PCFP OC768/STM256 (OTM3), TCM CTP OTM3 (ADJ), TCM TTP, TCM CTP ETH40G (OTM3), TCM CTP N/A N/A

OTM3 (auto), 40G MUX OCI TCMCTP 40GMUX) (Note 3 and Note 4) NTK525CAE5 NTK525CFE5 mated with 40G OCLD/Wavelength-S elective 40G OCLD/40G UOCLD

40G+ CFP OCI N/A (40GOCI) (Note 6) NTK529SJE5 mated with 40G OCLD/Wavelength-S elective 40G OCLD/40G UOCLD

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-153 Table 1-27 (continued) Facilities supported on 40G, OSIC, and SLIC10/SLIC10 Flex circuit packs (Note 1) Circuit pack (Equipment) 40G OCLD (40GOCLD) NTK539PAE5 to NTK539PFE5, NTK539PUE5, Wavelength-selective 40G OCLD (40GOCLD) NTK539RAE5 to NTK539REE5 not mated with OTN XCIF (Note 7) 40G UOCLD (40GUOCLD) NTK539XAE5/XEE5 not mated with OTN XCIF (Note 7) OSIC (OSIC) NTK528XAE5 OTM2 (ADJ) (auto) (Note 17) N/A N/A N/A N/A OTM3 (ADJ) (auto) (Note 16) N/A N/A Facilities on the circuit pack OTM3 (ADJ) (auto Note 8) (Note 16) Pluggable equipment N/A Facilities on the pluggable (Note 2) N/A

40G XCIF (40GXCIF) OTM3 (auto), NTK525FAE5 OC192/STM64 (OTM2) SLIC10/SLIC10 Flex (SLIC) NTK554HA/HC IDLER (auto), OPTMON (auto)

N/A

N/A

Note 1: Refer to Table 1-10 on page 1-51 for the supported XFP modules in this release. Note 2: The (auto) means the facility is auto-provisioned upon equipment/pluggable equipment creation. The facilities in brackets are facilities auto-created on the same port as the main facility. These facilities inherit the primary state of the main facility and are auto-deleted when the main facility is deleted.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-154 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-27 (continued) Facilities supported on 40G, OSIC, and SLIC10/SLIC10 Flex circuit packs (Note 1) Circuit pack (Equipment) Facilities on the circuit pack Pluggable equipment Facilities on the pluggable (Note 2)

Note 3: On the 40G MUX OCI circuit packs, port 1 to 4 are the client interfaces (OC192/STM64, ETH10G, or OTM2 (at 10.7, 11.05, or 11.09)). There are no line ports on 40G MUX OCI circuit packs. A virtual port 100 is provisioned by software internally on the circuit pack. For more information on the rules related to this circuit pack, see Provisioning rules summary for the 40G MUX OCI circuit packs on page 1-139. Note 4: All Broadband circuit packs that support transparent OC192/STM64 transport can similarly support transparent 10GE WAN transport through the use of the OC192/STM64 facility type. Make sure the selected XFP supports OC192/STM64 facility type. XFPs that do not support OC192/STM64 facility type (such as NTTP81xx) cannot be used to support the 10GE WAN protocol on these circuit packs. Note 5: On the 40G OCI circuit packs, port 1 is the client interface (40G). There are no line ports on the 40G OCI circuit packs. Note 6: On the 40G+ CFP OCI circuit packs, port 1 is the CFP-based client interface. There are no line ports on the 40G+ CFP OCI circuit packs. For more information on the rules related to this circuit pack, see Provisioning rules summary for the 40G OCI circuit packs: on page 1-139. Note 7: On the 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs, port 1 is the line interface (40G). There are no client ports on the 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs. For more information on the rules related to this circuit pack, see Provisioning rules summary for the 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs: on page 1-139. Note 8: On the 40G OCLD/Wavelength-Selective 40G OCLD circuit packs, the OTM3 line facility auto-provisions only if the Auto Facility Provisioning system parameter is set to On in the Node Information application. The Auto Facility Provisioning system parameter does not impact the 40G UOCLD circuit packs. Note 9: The WAN facility is auto-created only when the ETH10G packet mapping is 10.7G GFP. Note 10: The WAN facility is auto-created only with the FC1200 FLEX facility. Note 11: The OC192/STM64 and ETH10G facilities are supported on the PXFP variants of NTK583AA/AB and NTK587Ex to NTK587Hx only. Supported on the NTK529CF variant only. Note 12: TCM is supported on the NTK529CF variant only. Note 13: The FLEX facility is only supported on the NTTP86AA, NTTP86BA, or NTTP84BA XFP. FC800 is supported on NTTP86AA and NTTP86BA only while FC1200 is supported on NTTP86AA, NTTP86BA, and NTTP84BA. Note 14: OC768/STM256 facility is auto-provisioned on the 40G OCI circuit pack but not on the 40/43G OCI circuit pack when the circuit pack is inserted. OTM3 layer facility on 40G OCI circuit pack is auto-provisioned when OC768/STM256 facility is added. Note 15: OTM3 client facility is applicable to 40/43G OCI circuit pack only. Note 16: OTM3 TX and OTM3 RX facilities represent the TX and RX portions of the OTM3 facility. Note 17: OTM2 TX and OTM2 RX facilities represent the TX and RX portions of the OTM2 facility.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-155

Procedure 1-6 Editing facility parameters


Use this procedure to edit the facility parameters for a facility. The OSIC circuit pack OTM2 facility must have the following provisioning to function in Idler mode: Tx Power (dBm) must be provisioned to valid value Tx Wavelength must be provisioned to valid non-default value

The OSIC circuit pack OTM2 facility must have the following provisioning to function in Supervisory Channel Idler mode (enable repeater queries): Tx Power (dBm) must be provisioned to valid value Tx Wavelength must be provisioned to valid non-default value Tx SBS Dither must be provisioned to On Tx AM Format must be provisioned to SC Idler Attention: Each 6500 shelf supports a maximum of one OSIC circuit pack with Tx AM Format provisioned to SC Idler, but can support several OSIC circuit packs with Tx AM Format provisioned to Idler in the same shelf. In other words, a single 6500 shelf can support up to one SC Idler circuit pack and multiple Idler circuit packs. The SLIC IDLER facility must be put OOS before you can provision the following parameters as indicated in the engineering data sheet: Wavelength for the first laser: 1530.33 nm to 1565.09 nm Wavelength for the second laser: 1530.33 nm to 1565.09 nm Note: You must select either the same wavelength for both lasers or two adjacent wavelengths, with the shorter wavelength assigned to the first laser. Output power for the first laser: -2.4 dBm to 6 dBm Output power for the second laser: -2.4 dBm to 6 dBm SBS dither for the first laser: OFF or ON SBS dither for the second laser: OFF or ON

Put the SLIC IDLER facility back to IS after provisioning. If a redundant SLIC10/SLIC10 Flex exists, make the same provisioning on the second SLIC10/SLIC10 Flex circuit pack.
6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-156 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Procedure 1-6 (continued) Editing facility parameters

Prerequisites
To perform this procedure, you must use an account with a level 3 or higher UPC.
Step 1 2 3 4 5 Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. In the Equipment area of the Equipment & Facility Provisioning application, select the circuit pack or pluggable whose facilities you want to edit. Select the appropriate facility from the Facility Type drop-down list if more than one facility type is supported. See Table 1-27 on page 1-152 for facilities supported on 40G circuit packs. 6 7 8 In the Facility area, select the facility you want to edit. Click Edit in the Facility area to open the Edit Facility dialog box. Select the required parameters from the drop-down lists. See the following for facility attribute descriptions: 9 Table 1-33 on page 1-188 for OC192 /STM64 and OC768/STM256 facility parameters Table 1-34 on page 1-192 for ETH10G and ETH40G facility parameters Table 1-35 on page 1-197 for WAN facility parameters Table 1-36 on page 1-199 for 40G MUX OCI OTM2 facility parameters Table 1-37 on page 1-203 for 40G XCIF OTM2 facility parameters Table 1-38 on page 1-204 for OSIC OTM2 facility parameters Table 1-39 on page 1-208 for OTM3 facility parameters Table 1-41 on page 1-219 for FLEX facility parameters for 40G MUX OCI Table 1-42 on page 1-221 for TCMTTP and TCMCTP facility parameters Table 1-43 on page 1-222 for OPTMON facility parameters Table 1-44 on page 1-223 for IDLER facility parameters Table 1-45 on page 1-225 for ADJ facility parameters
end

Click OK.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-157

Procedure 1-7 Changing the protection scheme for a pair of facilities


Use this procedure to change the protection scheme for a pair of facilities: from 1+1 linear (OTN) to unprotected (applicable to OTM3 line facilities on 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD) from unprotected to 1+1 linear (OTN) (applicable to OTM3 line facilities on 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD) from 1+1/MSP linear to unprotected (applicable to OC192/STM64 on 40G XCIF) from unprotected to 1+1/MSP linear (applicable to OC192/STM64 on 40G XCIF) from unprotected to 2-Fiber BLSR/MS-SPRing (applicable to OC192/STM64 on 40G XCIF) from 2-Fiber BLSR/MS-SPRing to unprotected (applicable to OC192/STM64 on 40G XCIF) from 1+1 Port TPT to unprotected (applicable to OTM2 client or mapping facilities on 40G MUX OCI and OTM3 client or mapping facilities on 40G+ CFP OCI) from unprotected to 1+1 Port TPT (applicable to OTM2 client or mapping facilities on 40G MUX OCI and OTM3 client or mapping facilities on 40G+ CFP OCI)

CAUTION
Risk of traffic loss Changing the protection scheme is a service impacting procedure. The following apply when changing the protection scheme: For 40G OCLD or Wavelength-selective 40G OCLD, three 40G circuit packs form the protection triplet. Two 40G OCLDs or Wavelength-selective 40G OCLDs carrying the working and protection paths with a 40G OCI, 40/43G OCI, 40G+ CFP OCI, or 40G MUX OCI circuit pack in between. The 40G triplet must be equipped in consecutive slots. The working 40G OCLD or Wavelength-selective 40G OCLD circuit pack must be in the left slot of triplet and the protection 40G OCLD or Wavelength-selective 40G OCLD circuit pack must be in the right slot of triplet. The valid protection group slots are {1, 2, 3}, {4, 5, 6}, {9, 10, 11}, and {12, 13, 14} on a 14-slot shelf; {1, 2, 3}, {4, 5, 6}, {13, 14, 15}, {16, 17, 18}, {21, 22, 23}, {24, 25, 26}, {33, 34, 35}, and {36, 37, 38} on a 32-slot shelf. {1, 2, 3} and {4, 5, 6} on a 7-slot shelf.
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

1-158 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Procedure 1-7 (continued) Changing the protection scheme for a pair of facilities

For 40G UOCLD circuit packs, the protection triplet occupies 5 slots, with the working 40G UOCLD in the two left slots of the triplet and the protection 40G UOCLD in the two right slots of the triplet. Two 40G UOCLDs carrying the working and protected paths with a 40G MUX OCI, 40G OCI, 40/43G OCI, or 40G+ CFP OCI circuit pack in between. The valid protection group slots are {2-3, 4, 5-6} and {10-11, 12, 13-14} on a 14-slot shelf; {2-3, 4, 5-6}, {14-15, 16, 17-18}, {22-23, 24, 25-26}, and {34-35, 36, 37-38} on a 32-slot shelf; {2-3, 4, 5-6} on a 7-slot shelf. For 40G MUX OCI circuit packs (NTK525CF variant) in 1+1 Port TPT, the working and protection circuit packs are both in odd slots. The mate 40G OCLD/Wavelength-selective 40G OCLD must be provisioned in the even slot to the right. The valid protection group slots are: {1, 2} and {3, 4}, or {9, 10} and {11, 12} in a 14-slot shelf {1, 2} and {3, 4}, {13, 14} and {15, 16}, {21, 22} and {23, 24}, or {33, 34} and {35, 36} in a 32-slot shelf {1, 2} and {3, 4} in a 7-slot shelf

For 40G+ CFP OCI circuit packs in 1+1 Port TPT, the working and protection circuit packs are both in odd slots. The mate 40G OCLD/Wavelength-selective 40G OCLD must be provisioned in the even slot to the right. The valid protection group slots are: {1, 2} and {3, 4}, or {9, 10} and {11, 12} in a 14-slot shelf {1, 2} and {3, 4}, {5, 6} and {7, 8}, {11, 12} and {13, 14}, {15, 16} and {17, 18}, {21, 22} and {23, 24}, {25, 26} and {27, 28}, {31, 32} and {33, 34}, or {35, 36} and {37, 38} in a 32-slot shelf {1, 2} and {3, 4} in a 7-slot shelf

The CFPs equipped on the 40G+ CFP OCI that are connected to the TPT must be NTTA12BA. The port on which working and protection facilities are provisioned must be the same. For example, if the working client facility is provisioned on port 1 of the working 40G MUX OCI, the protection client facility must be provisioned on port 1 of the protection 40G MUX OCI. The LOFEF client port parameter must be set to Disabled when 1+1 Port TPT is provisioned. It is recommended that the LOFEF client port parameter be set to Disabled when 1+1 OTN line-side protection is provisioned. Enabling LOFEF may result in a longer switch time.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-159 Procedure 1-7 (continued) Changing the protection scheme for a pair of facilities

The XFPs equipped on the 40G MUX OCI circuit pack that is connected to the TPT must be NTTP84BA or NTTP86BA. For 1550 nm applications, the NTTP84AA XFP can be used, but only with the 10-channel TPT (NT0H59ACE5), which is the only qualified variant for 1550 nm applications. Performance is not guaranteed for other XFP types. Two 40G XCIF circuit packs and two 40G OCLD or Wavelength-selective 40G OCLD circuit packs (two pairs of 40G XCIF/40G OCLD or Wavelength-selective 40G OCLD) along with two cross-connect circuit packs provide 1+1/MSP linear and 2-Fiber BLSR/MS-SPRing protection (40G TR protected group). For 1+1/MSP linear or 2-Fiber BLSR/MS-SPRing protection, the valid protection group slots for 40G XCIF and 40G OCLD or Wavelength-selective 40G OCLD are: {1,2,3,4}, {5,6,9,10}, and {11,12,13,14} for a 14-slot shelf and {1,2,3,4}, {5,6,7,8}, {11,12,13,14}, {15,16,17,18}, {21,22,23,24}, {25,26,27,28}, {31,32,33,34}, and {35,36,37,38} for a 32-slot shelf. The 40G OCLD or Wavelength-selective 40G OCLD circuit packs are equipped in odd slots. The 40G XCIF circuit packs are equipped in even slots. The working and protection ports on 40G XCIF circuit packs must be horizontally aligned. For example, if the working port is on slot 2 port 3, then the protection port is on slot 4 port 3 (same port number). This rule applies irrespective of protection scheme being utilized. You can provision the ports to have different protection schemes. For all protection schemes that involve the 40G OCLD or Wavelength-selective 40G OCLD circuit packs, the 40G OCLD or Wavelength-selective 40G OCLD circuit packs for working and protection must be both C-band or both L-band but can be different variants. The working can be any NTK539Px PEC and the protection can be any NTK539Px or NTK539Rx PEC. Or vice versa. For 1+1/MSP linear and BLSR/MS-SPRing protection schemes, both working and protection OC192/STM64 facilities must be set to the same port mode. You cannot change the protection scheme from unprotected to 1+1/MSP linear if there are already path cross-connects provisioned on the facility that will become the protection facility. The BLSR/MS-SPRing scheme cannot be provisioned if there are already path cross-connects provisioned on either of the two facilities to be provisioned.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-160 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Procedure 1-7 (continued) Changing the protection scheme for a pair of facilities

Before the 1+1 linear (OTN) protection is provisioned, equipment in working slot (left 40G OCLD or 40G UOCLD) must be in Equipment Mode of M; equipment in protection slot (right 40G OCLD or 40G UOCLD) must be in Equipment Mode of MP.

Prerequisites
To perform this procedure, you must: ensure you have all the documentation relating to deleting transponder and path cross-connects, editing a BLSR/MS-SPRing configuration, and changing a facility state. Refer to the Deleting transponder connections, Deleting path connections, and Editing a BLSR/MS-SPRing configuration for a node procedures in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320, and Procedure 1-13, Changing the primary state of a facility on page 1-177 for details. use an account with a level 3 or higher UPC
Action Select the required network element in the navigation tree. If you are changing the protection scheme from unprotected to 1+1 linear (OTN) from 1+1 linear (OTN) to unprotected from unprotected to 1+1/MSP linear from 1+1/MSP linear to unprotected from unprotected to 1+1 Port TPT from 1+1 Port TPT to unprotected from unprotected to BLSR/MS-SPRing from BLSR/MS-SPRing to unprotected 3 Then go to step 3 step 4 step 5 step 6 step 7 step 9 step 10 step 11

Step 1 2

CAUTION
Risk of traffic loss Ensure cross-connects are not carrying traffic before you delete them. Deleting a cross-connect that is carrying traffic causes traffic loss.
Delete any transponder cross-connects on the protection slot OTM3 facility. Refer to the Deleting transponder connections procedure in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320, for details. Go to step 14.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-161 Procedure 1-7 (continued) Changing the protection scheme for a pair of facilities Step 4 Action

CAUTION
Risk of traffic loss If you place a facility out-of-service, you can cause a loss of traffic.
Change the protection slot OTM3 facility in OTN 1+1 to the out-of-service state. See Procedure 1-13, Changing the primary state of a facility on page 1-177. Go to step 14.

CAUTION
Risk of traffic loss

Ensure cross-connects are not carrying traffic before you delete them. Deleting a cross-connect that is carrying traffic causes traffic loss.
Ensure that any 1WAYPR or 2WAYPR (UPSR/SNCP protected) path cross-connects that exist on the working slot facility are changed to 1WAY or 2WAY (unprotected). To change from protected (1WAYPR or 2WAYPR) to unprotected (1WAY or 2WAY), you must delete the protected path cross-connects and re-add them as unprotected path cross-connects. Refer to the Deleting path connections procedure in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320 and Procedure 1-11, Adding a path connection on page 1-173. Go to step 14. 6

CAUTION
Risk of traffic loss

If you place a facility out-of-service, you can cause a loss of traffic.


Change the protection slot facility in 1+1 protection to the out-of-service state. See Procedure 1-13, Changing the primary state of a facility on page 1-177. Go to step 14. 7 Change the protection facility to the out-of-service state. See Procedure 1-13, Changing the primary state of a facility on page 1-177.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-162 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Procedure 1-7 (continued) Changing the protection scheme for a pair of facilities Step 8 Action

CAUTION
Risk of traffic loss

You must provision the TPT protection group before connecting the Tx fiber of the protection circuit pack to the TPT tray. Otherwise, traffic can be impacted.
Ensure that the protection Tx fiber is not connected to the TPT tray. Go to step 14. 9 Ensure to disconnect the protection card fibers from the TPT tray. Change the protection facility to the out-of-service state. See Procedure 1-13, Changing the primary state of a facility on page 1-177. Go to step 14. 10

CAUTION
Risk of traffic loss

Ensure cross-connects are not carrying traffic before you delete them. Deleting a cross-connect that is carrying traffic causes traffic loss.
Delete path cross-connects for the facilities that are in the unprotected configuration. Refer to the Deleting path connections procedure in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320. Go to step 14. 11

CAUTION
Risk of traffic loss

Ensure cross-connects are not carrying traffic before you delete them. Deleting a cross-connect that is carrying traffic causes traffic loss.
Delete path cross-connects for the facilities that are in a BLSR/MS-SPRing configuration. Refer to the Deleting path connections procedure in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320. 12 Delete the APSIDs for facilities in the ring map of the BLSR/MS-SPRing configuration. Refer to the Editing a BLSR/MS-SPRing configuration for a node procedure in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320. The APSIDs of the facilities must be deleted from the ring map at each network element in the BLSR/MS-SPRing configuration.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-163 Procedure 1-7 (continued) Changing the protection scheme for a pair of facilities Step 13 Action

CAUTION
Risk of traffic loss

If you place a facility out-of-service, you can cause a loss of traffic.


Change the east and west slot facilities in BLSR/MS-SPRing protection to the out-of-service state. See Procedure 1-13, Changing the primary state of a facility on page 1-177. 14 15 Select Protection Provisioning from the Protection drop-down menu to open the Protection Provisioning application. Select the appropriate equipment or facility type and shelf from the Type and Shelf drop-down lists. The provisioning data table opens. 16 Select an entry from the table. When changing the protection scheme, provisioning the protection scheme for one of the facilities/circuit packs in a pair automatically provisions the protection scheme for the other facility/circuit packs in the pair. 17 18 19 Click Edit to open the Edit protection provisioning dialog box. Select the radio button of the new protection scheme (Unprotected, 1+1 linear, MSP linear, 1+1 Port TPT, 2F BLSR/MS-SPRing, or 1+1). If you are changing the protection scheme from unprotected to 1+1/MSP linear from unprotected to BLSR/MS-SPRing from protected to unprotected 20 Select the OTN G.873.1 remote standard if applicable. You can change the Switch mode (Unidirectional or Bidirectional), Revertive mode (Yes or No), and Wait to restore time (if Revertive mode is Yes). See the Changing the protection parameters for a pair of facilities or equipment procedure in Part 2 of Configuration - Provisioning and Operating, 323-1851-310. Go to step 23. Then go to step 21 step 22 step 23 from unprotected to 1+1 linear (OTN) or 1+1 Port TPT step 20

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-164 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Procedure 1-7 (continued) Changing the protection scheme for a pair of facilities Step 21 Action Select the required remote standard (G-841, GR253, or EN300) if applicable. You can change the Switch mode (Unidirectional or Bidirectional) and Route diversity (On or Off). Route diversity is applicable to 40G XCIF only. See the Changing the protection parameters for a pair of facilities or equipment procedure in Part 2 of Configuration - Provisioning and Operating, 323-1851-310. Go to step 23. 22 23 24 Select the required wait to restore ring time (0 to 12 minutes or Infinite) if applicable. Click OK. Click Yes in the confirmation dialog box. When changing the protection scheme from 1+1 linear (OTN), 1+1 Port TPT, or 1+1/MSP linear to unprotected, any 1WAY or 2WAY transponder or path cross-connects that were provisioned exist only against the working facility. If any existing path cross-connects are required to form part of new UPSR/SNCP cross-connects, delete the 1WAY or 2WAY path cross-connects and create 1WAYPR or 2WAYPR path cross-connects as required. Refer to the Deleting path connections procedure in Part 1 of Configuration Bandwidth and Data Services, 323-1851-320 and Procedure 1-11, Adding a path connection on page 1-173. 25 26 27 28 Connect the protection Tx fiber to the TPT tray if 1+1 Port TPT is provisioned. Change the working (or east) and protection (or west) slot facilities back to the in-service state if applicable. Repeat this procedure to provision the same protection scheme on the remaining nodes in the protection configuration if it has not been done. Run the protection exerciser to detect potential protection misconfigurations. Refer to the Running/inhibiting the exerciser procedure in Part 2 of Configuration - Provisioning and Operating, 323-1851-310.
end

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-165

Procedure 1-8 Creating ring configurations


Use this procedure to create configurations for BLSR/MS-SPRing rings for OC-192/STM-64 facilities on 40G XCIF circuit packs. You can save the configurations as ring configuration files to provide a starting point or template for creating additional ring configurations. Refer to Ring APS configuration editor parameters on page 1-236 for details on ring parameters. Attention: This is a general procedure to create a ring configuration for the 40G XCIF circuit pack. For detailed information on ring configurations and procedures, refer to "BLSR/MS-SPRing APS configuration files editing" in Chapter 1, and "BLSR/MS-SPRing APS provisioning" in Chapter 2 in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320.

Step 1

Action Select Ring APS Configuration Editor from the Tools menu to open the Ring APS Configuration Editor application. The Ring APS Configuration Editor application opens with no data if a configuration file has not been previously opened with this session of Site Manager. Otherwise, the latest configuration file will be displayed.

2 3

Type the name of the new ring in the Ring name field. Refer to Table 1-52 on page 1-236 for parameter descriptions and options. From the Ring type drop-down list, select the ring type of the new ring to be 2 Fiber. Refer to Table 1-52 on page 1-236 for parameter descriptions and options. Click on the Add Node tool icon. (Once at least one node has been created, you can also double click on the Add diamond, the diamond shaped icon on the facility connecting line directly under the center of the node graphic.) The Add Node dialog box appears. Select the node type of the new ring from the Node type drop-down list. Refer to Table 1-52 on page 1-236 for parameter descriptions and options.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-166 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Procedure 1-8 (continued) Creating ring configurations Step 6 Action Type a node identifier in the Node field or select a node from the drop-down list. The drop-down list displays all nodes Site Manager is currently logged in to that have at least one pair of facilities that are BLSR/MS-SPRing protected. You can type in any other node identifier, whether or not the node is known to Site Manager. When a node is selected from the Node drop-down list, the entries in the facility drop-down list(s) are updated. You should first define the node, then the facilities, otherwise the user provided facility data is replaced whenever a new node is selected. However, the facility entries are not affected if you type the node name instead of selecting it from the drop down list. Refer to Table 1-52 on page 1-236 for parameter descriptions and options. 7 Type an APS identifier in the APS ID field or select an APS ID from the drop-down list. Refer to Table 1-52 on page 1-236 for parameter descriptions and options. 8 Type a facility identifier in the East facility linked to: Next node field or select a facility from the drop-down list. The drop-down list displays all facilities Site Manager knows to be an East facility (that is, a BLSR/MS-SPRing working member of a 2-fiber group) and are associated with the node selected in the Node field. You can type in any other facility identifier, whether or not it is known to Site Manager. Refer to Table 1-52 on page 1-236 for parameter descriptions and options. Attention: Next node in the East facility linked to: Next node field changes to the node name (for example, 6500-1, 6500-2, etc.) after the first node has been entered. For example; East facility <facility-shelf-slot-port> linked to: West of 6500-1. If the node is not the first node and the neighbor has no node name or TID assigned to it but has an APS ID, the label appears as: East facility <facility-shelf-slot-port> linked to: West of node with APSID<#>. When you select a value in one of the facility drop-down lists, the other list automatically adjusts to show the protection group mate facility. If you modify both facilities, the automatic selection of the mate is disabled, but becomes re-enabled if you select another node. When you add the node information to the Nodes area, this facility appears on the right side of the node and connects the node to the node below it in the Nodes area. The last node in the Nodes area is connected to the first node.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-167 Procedure 1-8 (continued) Creating ring configurations Step 9 Action Type a facility identifier in the West facility linked to: Previous node field or select a facility from the drop-down list. The drop-down list displays all facilities Site Manager knows to be a West facility (that is, a BLSR/MS-SPRing protection member of the 2-fiber group) and are associated with the node selected in the Node field. You can type in any other facility identifier, whether or not it is known to Site Manager. Refer to Table 1-52 on page 1-236 for parameter disruptions and options. Attention: The Previous node in the West facility linked to: Previous node field changes to the node name (for example, 6500-1, 6500-2, etc.) after the first node has been entered. For example, West facility <facility-shelf-slot-port> linked to: East of 6500-2. If the node is not the first node and the neighbor has no name or TID assigned to it but has an APS ID, the label appears as: West facility <facility-shelf-slot-port> linked to: East of node with APSID<#>. When you add the node information to the Nodes area, this facility appears on left side of node and connects the node to the node above it in the Nodes area. The first node in the Nodes area is connected to the last node. 10 If you want to use the Add Node dialog box information Then go to to add a new node to the configuration, and want to add more nodes close the dialog box 11 Click Apply. The node appears in the Nodes area of the Ring APS Configuration Editor application and the Add Node dialog box remains open. 12 13 If you want to add another node, return to step 6. Otherwise, go to step 14. Click OK. The Add Node dialog box closes, and the node appears in the Nodes area of the Ring APS Configuration Editor application. 14 Save the configuration as described in the "Saving a ring configuration file" procedure in Chapter 1 in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320. Apply the configuration information to a node or nodes. Refer to the Applying ring configuration files to nodes procedure in Chapter 1 in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320.
end

step 11 step 13

15

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-168 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Procedure 1-9 Adding a new entry in the communications settings


Use this procedure to add a new entry (interface, circuit, router) in the communications settings. For more information on these parameters and how they apply to the DCN, refer to Part 4 of Planning, NTRN10CF.

Prerequisites
To perform this procedure, you must use an account with a level 3 UPC or higher.
Step 1 2 3 4 5 6 7 Action Select the required network element in the navigation tree. Select Comms Setting Management from the Configuration drop-down menu to open the Comms Setting Management application. Select the required tab. Select the required shelf from the Shelf drop-down list. Select the appropriate comms type from the Router type or Interface type drop-down list. Click Add to open the appropriate add dialog box. Add the parameters as required (if appropriate). See the following for parameters that can be added: Interfaces Lower Layer DCC/GCC parameters on page 1-227 Routers IISIS Router parameters on page 1-229 IISIS Circuit parameters on page 1-230 OSPF Router parameters on page 1-232 OSPF Circuit parameters on page 1-234 For the Add IISIS Router Parameters and the Add OSPF Router Parameters dialogs, you have the option of adding distribution lists. To add a distribution list, use the Add button in Redistribution section (lower section). A maximum of 80 distribution lists can be added for each type of list. To delete a distribution list, select the distribution list in the Redistribution section (lower section) and select Delete.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-169 Procedure 1-9 (continued) Adding a new entry in the communications settings Step 8 Action If the dialog allows more than one entry to be added and you want to add another entry otherwise 9 Click OK.
end

Then click Apply, go to step 7 go to step 9

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-170 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Procedure 1-10 Adding transponder connections


Use this procedure to add a 2WAY transponder connection to a network element for the following circuit packs: 40G OCLD Wavelength-Selective 40G OCLD 40G UOCLD 40G OCI 40G+ CFP OCI 40/43G OCI 40G MUX OCI 40G XCIF Attention: Although this procedure can be used to create an ODU3 transponder connection between 40G XCIF and 40G OCLD / Wavelength-Selective 40G OCLD / 40G UOCLD circuit packs by using Cross Connections: Transponder Connections application from the Configuration menu (similar to creating ODU3 transponder connections between 40G OCLD / Wavelength-Selective 40G OCLD / 40G UOCLD and 40G OCI / 40G+ CFP OCI / 40/43G OCI / 40G MUX OCI circuit packs), it is recommended that for creating an ODU3 transponder connection between 40G XCIF and 40G OCLD / Wavelength-Selective 40G OCLD / 40G UOCLD circuit packs, the user change the 40G XCIF equipment mode from MPXC to MXC or vice versa by using Equipment & Facility Provisioning application from the Configuration menu. Changing the equipment mode of a 40G XCIF circuit pack from MPXC to MXC automatically creates the ODU3 transponder connection between the 40G XCIF and its mate 40G OCLD / Wavelength-Selective 40G OCLD / 40G UOCLD. For more information, refer to Part 1 of Configuration - Provisioning and Operating, 323-1851-310.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-171 Procedure 1-10 (continued) Adding transponder connections

Prerequisites
Refer to Transponder connections parameters on page 1-238 for more information on transponder connection parameters. To perform this procedure, you must use an account with a level 3 or higher UPC ensure that you have provisioned the equipment and facilities you need for the planned transponder connections review and follow the engineering rules outlined in the Engineering rules and considerations for transponder connections section in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320.
Action Select the required network element in the navigation tree. Select Cross Connections: Transponder Connections from the Configuration menu. If this is the initial launch of the Transponder Connections application, no transponder connections appear until you perform a Retrieve. Subsequent launches of the Transponder Connections application display transponder connections based on the last filter criteria. 3 4 5 6 7 8 Click Add to display the Add Cross-Connect dialog box. Click once in the Connection ID text field. Type the connection identifier. Refer to Table 1-53 on page 1-238 for supported options. Select a signal rate from the Rate drop-down list. Refer to Table 1-53 on page 1-238 for supported rates. Select a connection type from the Type drop-down list. Refer to Table 1-53 on page 1-238 for supported types. Select the required equipment and facility from the drop-down lists for each of the following panels: From To

Step 1 2

Site Manager automatically populates the available parameter fields after you select the Rate and Type. Refer to Table 1-54 on page 1-239 for equipment and facility parameters for transponder connections.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-172 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Procedure 1-10 (continued) Adding transponder connections Step 9 Action If you Then click

want to provision another transponder connection Apply and go to step 4 for this network element completed the transponder connection provisioning for this network element
end

OK (Apply & Close)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-173

Procedure 1-11 Adding a path connection


Use this procedure to add a 1WAY, 1WAYPR, 2WAY, or 2WAYPR path connection between a 40G XCIF circuit pack and an OC-n/STM-n circuit pack.

Prerequisites
To perform this procedure, you must: use an account with a level 3 or higher UPC have met all specific requirements for bandwidth management for path connections in a BLSR/MS-SPRing configuration. Refer to the "BLSR/MS-SPRing/HERS configuration requirements section in Chapter 3 in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320. have met all specific requirements for bandwidth management for path connections in a UPSR/SNCP ring configuration. Refer to the UPSR/SNCP ring requirements section in Chapter 3 in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320.
Action Select the required network element in the navigation tree. Select Cross Connections: Path Connections from the Configuration menu. If this is the initial launch of the Path Connections application, no path connections appear until you perform a Retrieve. Subsequent launches of the Path Connections application display path connections based on the last filter criteria. 3 4 Click Add to display the Add Cross-Connect dialog box. If you want to provision a Connection ID do not want to provision a Connection ID 5 6 7 Click once in the Connection ID text field. Type the connection identifier. Refer to Table 1-55 on page 1-242 for supported options. From the Rate drop-down list, select a signal rate. Refer to Table 1-55 on page 1-242 for supported path connection rates. Then go to step 5 step 7

Step 1 2

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-174 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Procedure 1-11 (continued) Adding a path connection Step 8 9 Action From the Type drop-down list, select the connection type. Refer to Table 1-56 on page 1-243 for supported path connection types. Select the required equipment, facility, AU3, or AU4 mapping, and payload parameters from the drop-down lists for each of the following panels: From To Switch Mate (applicable to 1WAYPR, 2WAYPR, and 2WAYDPR connections only) Destination Mate (applicable to 2WAYDPR connections only).

Refer to Table 1-57 on page 1-244 for equipment and facility parameters for path connections and Table 1-56 on page 1-243 for allowable path connections types between network configurations. Site Manager automatically populates the available parameter fields after you select the Rate and Type. If only AU3 mapping is supported (when the port mode is SONET or an STS3c/VC4 rate or above is selected), the AU3 and AU4 radio buttons do not appear in the Add Cross-Connect dialog box. 10 If you want to create the connection on BLSR/MS-SPRing endpoints otherwise 11 12 Then go to step 11 step 12

Select the End NE A and End NE Z node from the APSIDs in the drop-down lists in the BLSR/MS-SPRing Endpoints panel. If you want to provision other path connections for this network element Then click Apply

have completed the path connection provisioning for OK (Apply & Close) this network element If you are adding a single path connection, the path connection is added. If the path connection cannot be added, an error message appears. Go to step 13. If you are adding multiple path connections, the Multiple Cross Connect Add Confirmation dialog box appears. Check that the multiple path connections are correct, and then click Yes. If the path connections cannot be added, an error message appears.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-175 Procedure 1-11 (continued) Adding a path connection Step 13 Action If in step 12 you selected Then Apply OK (Apply & Close) go to step 4 the Add Cross-Connect dialog box closes and you have completed this procedure. When adding an add/drop connection to/from a BLSR/MS-SPRing configuration, if you provision the From endpoint on the add/drop port and the To endpoint on the BLSR/MS-SPRing add/drop port, the From and To endpoints automatically swap. Click Refresh to display the updated information.
end

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-176 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Procedure 1-12 Changing the 40G XCIF equipment mode


Use this procedure to change the 40G XCIF equipment mode from its default MPXC to MXC or vice versa. Changing the equipment mode from MPXC to MXC automatically creates the ODU3 transponder connection between the 40G XCIF and its mate 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD. You must delete any existing OC192/STM64 facilities on the 40G XCIF before you can change the equipment mode from MXC to MPXC.

Prerequisites
To perform this procedure, you must ensure there are no OC192/STM64 facilities provisioned on the 40G XCIF if you are changing the 40G XCIF equipment mode from MXC to MPXC. use an account with a level 3 or higher UPC.
Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. In the Equipment area, select the 40GXCIF equipment that you want to change the equipment mode. Click Edit in the Equipment area to open the Edit Equipment dialog box. Select the required equipment mode from the Equipment Mode drop-down list. Click OK.
end

Step 1 2 3 4 5 6 7

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-177

Procedure 1-13 Changing the primary state of a facility


Use this procedure to change the primary state of a facility.

CAUTION
Risk of service interruption If you place a facility out-of-service, you can cause a loss of traffic.

You cannot change the facility state of protection equipment to out-of-service if the working facilities are still in-service. Note that the facilities in brackets in Table 1-27 on page 1-152 are facilities auto-created on the same port as the main facility or equipment. These facilities inherit the primary state of the main facility/equipment. To change the primary state of these facilities, you must change the primary state of the main facility or equipment. The primary state of the ADJ facility is not editable.

Prerequisites
To perform this procedure you must use an account with a level 3 or higher UPC.
Step 1 2 3 4 5 6 7 Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. In the Equipment area of the Equipment & Facility Provisioning application, select the circuit pack/port whose facility state you want to change. Select the appropriate facility from the Facility Type drop-down list. In the Facility area, select the facility whose state you want to change. Click Edit in the Facility area to open the Edit facility dialog box.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-178 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Procedure 1-13 (continued) Changing the primary state of a facility Step 8 Action Select OOS or IS from the Primary state drop-down list.

CAUTION
Risk of service interruption If you place a facility out-of-service, you can cause a loss of traffic.
9 10 Click OK. If changing the primary state to OOS, click Yes in the warning dialog box.
end

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-179

Procedure 1-14 Changing the primary state of a circuit pack or pluggable


Use this procedure to change the primary state of a circuit pack or pluggable to in-service or out-of-service. You must change the primary state of any related facilities to out-of-service before changing the primary state of a circuit pack or pluggable to out-of-service. See Procedure 1-13, Changing the primary state of a facility on page 1-177. You cannot change the primary state of a pluggable to IS if the associated circuit pack is OOS. Changing the primary state of a circuit pack automatically changes the primary state of any provisioned pluggables on that circuit pack to the same state.

Prerequisites
To perform this procedure, you must: use an account with a level 3 or higher UPC when the 40G MUX OCI is used in 1+1 ETS protected configurations, before putting the OTM3 facility on the mate 40G OCLD OOS, switch traffic away from the 40G OCLD using the ETS user switch commands to ensure that the switch time is within specification
Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. If you are changing the primary state to OOS IS Then go to step 5 step 6

Step 1 2 3 4

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-180 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Procedure 1-14 (continued) Changing the primary state of a circuit pack or pluggable Step 5 Action Ensure any related facilities are out-of-service. See Procedure 1-13, Changing the primary state of a facility on page 1-177.

CAUTION
Risk of service interruption If you place a facility out-of-service, you can cause a loss of traffic.
6 7 8 9 10 Select the circuit pack or pluggable in the Equipment area. Click Edit in the Equipment area to open the Edit Equipment dialog box. Select IS or OOS from the Primary state drop-down list. Click OK. If you are changing the primary state to OOS, click Yes in the warning dialog box.
end

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-181

Procedure 1-15 Deleting a facility from an equipment


Use this procedure to delete a facility.

CAUTION
Risk of service interruption If you delete a facility, you can cause a loss of traffic.

Facilities that are auto-created (facilities in brackets in Table 1-27 on page 1-152) when the main facility is created will be auto-deleted when the main facility is deleted. You cannot delete an OTM3 facility in a 40G MUX OCI or 40G XCIF circuit pack.

Prerequisites
To perform this procedure, you must ensure the end-to-end service to be deleted is not carrying traffic ensure the facility to be deleted is out-of-service and is not in maintenance state delete the sub-network connection if provisioned on this facility. Refer to the Deleting a sub-network connection procedure in Configuration Control Plane, 323-1851-330. delete the cross-connects of the entire path. Refer to the Deleting transponder connections and Deleting path connections procedures in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320. delete the IISIS circuit or OSPF circuit and then the GCC link if provisioned on the OTM3 facility to be deleted. See the Deleting an entry in the communications settings procedure in Part 1 of Configuration Provisioning and Operating, 323-1851-310. delete the IISIS circuit or OSPF circuit and then the DCC link if provisioned on the 40G XCIF OC192/STM64 facility to be deleted. See the Deleting an entry in the communications settings procedure in Part 1 of Configuration - Provisioning and Operating, 323-1851-310.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-182 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Procedure 1-15 (continued) Deleting a facility from an equipment

ensure that the protection switching scheme on the facility to be deleted is provisioned as unprotected. Refer to Procedure 1-7, Changing the protection scheme for a pair of facilities on page 1-157. ensure that no loopback exists on the facility. See the Operating/releasing a loopback procedure in Part 1 of Configuration - Provisioning and Operating, 323-1851-310 to release a loopback if it exists. use an account with a level 3 or higher UPC
Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. In the Equipment area of the Equipment & Facility Provisioning application, select the circuit pack or pluggable whose facilities you want to delete. Select the appropriate facility from the Facility Type drop-down list if more than one facility type is supported. In the Facility area, select the facility you want to delete. Click Delete in the Facility area. Click Yes in the warning dialog box.
end

Step 1 2 3 4 5 6 7 8

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-183

Procedure 1-16 Deleting a circuit pack or pluggable


Use this procedure to delete a circuit pack or pluggable equipment from the list of provisioned equipment in the Equipment and Facility Provisioning application. Deleting a circuit pack automatically deletes any provisioned pluggables on that circuit pack.

Prerequisites
To perform this procedure, you must use an account with a level 3 or higher UPC delete all cross-connects provisioned through the equipment. Refer to the Deleting transponder connections and Deleting path connections procedures in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320, for details. To delete the ODU3 transponder connection on a 40G XCIF circuit pack, the associated OCn/STMn facility must be deleted first. delete all facilities on the circuit pack and its associate pluggables, see Procedure 1-15, Deleting a facility from an equipment on page 1-181. put the circuit pack or pluggable out-of-service, see Procedure 1-14, Changing the primary state of a circuit pack or pluggable on page 1-179. set the Equipment Mode to MP on 40G MUX OCI, 40G OCLD, Wavelength-selective 40G OCLD, 40G UOCLD, and 40G OCI circuit packs by removing protection. To change the protection scheme, refer to Procedure 1-7, Changing the protection scheme for a pair of facilities on page 1-157.
Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. In the Equipment area, select the equipment (circuit pack or pluggable) you want to delete. Click Delete in the Equipment area. Click Yes in the warning dialog box.
end

Step 1 2 3 4 5 6

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-184 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Equipment and facility provisioning parameters


Equipment and facility primary and secondary states
Table 1-28 to Table 1-31 on page 1-186 provide information on equipment and facility primary and secondary states.
Table 1-28 Equipment and facility primary states Primary State IS IS-ANR OOS-AU OOS-MA OOS-AUMA OOS-MAANR Description In-service; no failure detected In-service - abnormal; failure exists but entity is still capable of performing some of its provisioned functions (that is partial failure) Out-of-service - autonomous; failure detected Out-of-service - maintenance; no failure detected (OOS for maintenance for provisioning memory administration) Out-of-service autonomous maintenance; failure detected Out-of-service - maintenance - abnormal; partial failure detected

Table 1-29 Equipment secondary states Secondary State Active Fault detected Idle Description Equipment has connections established to the facilities it supports and the connected facilities are in-service Equipment failure detected No connections established to facilities supported on this equipment, all connected facilities are out-of-service, or in-service connected facilities are not on the active traffic path in a protected connection

Mismatched eqp. attribute Mismatched or unknown equipment detected in a provisioned slot Supporting entity outage Unequipped Unknown Supporting equipment has a failure (applicable to pluggables when associated circuit pack is missing or has failed or is mismatched) Equipment is missing Equipment cannot be identified

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-185 Table 1-30 Facility secondary states Secondary State <null> Working receiver Working transmitter Protected Hot standby Protection switch inhibited Disconnected Fault detected Supporting entity outage Description Active, working state for a facility Active OCn/STMn facility in the specified direction

Optical line in a BLSR/MS-SPRing/HERS protection scheme is protected Inactive facility in both directions (Hot standby) Protection switch inhibited. Lockout command issued on a line. Facility has no connections established Facility failure detected Supporting equipment (XFP or circuit pack): has a failure, or is missing, or is mismatched, or has an associated connection which is failed.

Loopback active

Loopback active on facility

Maintenance State Maintenance State is enabled. When in Maintenance State, a facility continues to carry traffic if it can, but does not raise alarms, SNMP traps or Performance Monitoring Threshold Crossing Alerts (PM TCAs). Applies to facilities that support maintenance state. See Table 1-32 on page 1-187. Maintenance state is applicable to these facilities only if they are in out-of-service state. Auto in-service AINS is enabled. Applies to facilities that support AINS. See Table 1-31 on page 1-186.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-186 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-31 Facilities that support automatic in-service (AINS) Equipment 40GOCLD 40GUOCLD 40GOCI Facility type OTM3 OTM3 OC768/STM256 OTM3 ETH40G 40GMUX OTM3 OTM2 OC192/STM64 ETH10G FLEX SLIC IDLER OPTMON Default value Disabled Disabled Enabled Disabled Enabled Disabled Disabled Enabled Enabled Enabled Disabled Enabled child facility (Note): OTM2 child facility (Note): OTM2 or WAN child facility (Note): OTM2 or WAN/OTM2 child facility (Note): OTM3 Port 100 child facility (Note): OTM3 Note

Note: The child facility follows the AINS state of its parent facility. The AINS state of the TCM facility is independent of the parent OTMn facility.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-187 Table 1-32 Facilities that support maintenance state Equipment 40GOCLD 40GUOCLD 40GOCI Facility type OTM3 OTM3 OC768/STM256 OTM3 ETH40G 40GMUX OTM3 OTM2 OC192/STM64 ETH10G SLIC IDLER OPTMON Note: The child facility follows the Maintenance state of its parent facility. The maintenance state of the TCM facility is independent of the parent OTMn facility. child facility (Note): OTM2 child facility (Note): OTM2/WAN (GFPSTD/GFPMACTR mapping), OTM2 (PROP237/PROP238 mapping) child facility (Note): OTM3 port 100 child facility (Note): OTM3 Note

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-188 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

OC192/768/STM64/256 facility parameters


Table 1-33 provides a list of the OC192/768/STM64/256 facility parameters.
Table 1-33 OC192/768/STM64/256 facility parameters Parameters Unit Primary state Options facility-shelf-slot-port Description Displays the facility, shelf number, slot number, and port number for the selected facility. Read-only

See Equipment and Sets the primary state of the facility. Default reflects facility primary states primary state of associated equipment. on page 1-184 Note: IS and OOS are selectable. See Facility secondary states on page 1-185 Displays the facility operational state. The AINS state is editable. For more information, see Facilities that support automatic in-service (AINS) on page 1-186. The Maintenance state is editable for supported circuit packs. For more information, see Table 1-32 on page 1-187.

Secondary State

Signal degrade threshold

1x10^-5 1x10^-6 (default) 1x10^-7 1x10^-8 1x10^-9

Sets the signal degrade threshold. Applicable to 40G MUX OCI (NTK525CFE5) and 40G+ CFP OCI (NTK529SJ) only.

Excessive bit error threshold

1x10^-3 (default) 1x10^-4 1x10^-5,

Sets the client receive BER threshold that triggers a signal fail (SF) condition. Editable for 40G XCIF, 40G MUX OCI (NTK525CFE5) and 40G+ CFP OCI (NTK529SJ) only. Read-only for all other 40G circuit packs. Sets the Laser Off Far End Fail status. Determines type of signal conditioning towards subtending equipment. When Enabled, client transmitter laser is shutoff when line faults or head-end client faults are detected. When Disabled, line/multiplex section AIS is sent to subtending equipment when line faults or head-end client faults are detected. Default setting is determined by the setting of the system laser off far end fail parameter in the Node Information application. Not applicable to 40G XCIF.

Laser Off Far End Fail Disabled Enabled

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-189 Table 1-33 (continued) OC192/768/STM64/256 facility parameters Parameters Tx Wavelength (nm) Options 1528.38 (0) to 1568.77 at 50 GHz spacing (default 0) Description Sets the required line transmit wavelength. Tx Wavelength cannot be edited unless the facility is OOS, except when changing from 0 to a valid wavelength, which can be IS. Editing to 0 is supported. Provisionable on tunable pluggables only. The number in brackets is the channel ID. Applicable to the OC192/STM64 facility on the PXFP variants of NTK583AA/AB and NTK587Ex to NTK587Hx on 40G MUX OCI circuit packs only. TX Actual Power (dBm) TX optical power Unknown (if circuit pack not present) Displays the actual transmit optical input power. Read-only When the outgoing transmit optical power level for the monitored port is out of range, the Tx Actual Power parameter displays "OOR". The corresponding OPT-OCH/OCH-OPT value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPT-OCH/OCH-OPT values. Not applicable to 40G XCIF. Rx Actual Power (dBm) Rx optical power Unknown (if circuit pack not present) Displays the actual receive optical input power. Read-only When the incoming receive optical power level for the monitored port is out of range, the Rx Actual Power parameter displays "OOR". The corresponding OPR-OCH/OCH-OPR value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPR-OCH/OCH-OPR values. Not applicable to 40G XCIF. Tx Actual High Power Tx optical power high Displays the highest measured transmit optical power of the CFP multiple optical channels. Read-only. (dBm) value Unknown (if CFP not Applicable only to the 40G+ CFP OCI circuit packs. present)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-190 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-33 (continued) OC192/768/STM64/256 facility parameters Parameters Options Description

Tx Actual Low Power Tx optical power low Displays the lowest measured transmit optical power of the CFP multiple optical channels. Read-only. (dBm) value Unknown (if CFP not Applicable only to the 40G+ CFP OCI circuit packs. present) Rx Actual High Power Rx optical power (dBm) high value Displays the highest measured received optical power of the CFP multiple optical channels. Read-only.

Unknown (if CFP not Applicable only to the 40G+ CFP OCI circuit packs. present) Rx Actual Low Power Rx optical power low Displays the lowest measured received optical power of the CFP multiple optical channels. Read-only. (dBm) value Unknown (if CFP not Applicable only to the 40G+ CFP OCI circuit packs. present) Port Mode SONET (default for SONET mode) SDH (default for SDH mode) Signal mode SONET (default for SONET port mode) SDH (default for SDH port mode) Signal degrade threshold 1x10^-5 1x10^-6 (default) 1x10^-7 1x10^-8 1x10^-9 Used as timing reference Data communication channel Yes No Yes No Displays whether the facility is being used as a timing reference. Read-only Only applicable to 40G XCIF circuit packs. Displays whether the facility is using a data communications channel (DCC). Read-only Only applicable to 40G XCIF circuit packs. Sets the signal degrade threshold. Only applicable to 40G XCIF circuit packs. Sets the signal mode (SS bits). Only applicable to 40G XCIF circuit packs. Displays the port mode of the facility (SONET or SDH). Read-only

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-191 Table 1-33 (continued) OC192/768/STM64/256 facility parameters Parameters DUS Override Options Description

Disabled (default for Select the do not use for synchronization (DUS) SONET and SDH) override status. Set to Enabled if you want to ignore received synchronization status messages (SSM) when Enabled facility is used as a timing reference port. Only applicable to 40G XCIF circuit packs. STS1 VC3 VC4 Select the unequip mode. The only valid unequip mode for SONET port mode is STS1. The valid unequip modes for SDH port modes are VC3 and VC4. The default unequip mode for SDH port mode is VC4. Only applicable to 40G XCIF circuit packs.

Unequip mode

Customer Defined Facility Identifier

string of up to 64 characters

Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2, SPAP, or SPAP-2 w/2xOSC is equipped.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-192 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

ETH10G and ETH40G facility parameters


Table 1-34 provides a list of the ETH10G and ETH40G facility parameters. ETH10G is applicable to 40G MUX OCI circuit packs only. ETH40G is applicable to 40G+ CFP OCI circuit packs only.
Table 1-34 ETH10G and ETH40G facility parameters Parameter Options Description

40GMUX ETH10G Unit Primary State facility-shelf-slot-port See Equipment and facility primary states on page 1-184 Displays the facility, shelf number, slot number, and port number for the selected facility. Read-only Sets the primary state of the facility. Default reflects primary state of associated equipment. Note: IS and OOS are selectable. Indicates the operational state of the facility. The secondary state can be a combination of one or more states. The AINS state is editable. For more information, see Facilities that support automatic in-service (AINS) on page 1-186. The Maintenance state is editable for supported circuit packs. For more information, see Table 1-32 on page 1-187.

Secondary State See Facility secondary states on page 1-185

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-193 Table 1-34 (continued) ETH10G and ETH40G facility parameters Parameter Options Description Displays the mapping layer OTM2 OTURATE and client mapping. Not-editable (to change the Packet Mapping, the user must delete the ETH10G facility and re-create the ETH10G facility with the new Packet Mapping). 10.7G - GFP/OPU2 (Standard MAC transparent) This packet mapping provides mapping of 10GE LAN PHY (10G-BASE-R) signal to 10.709G OTU2 signal, via GFP-F, asynchronous, standard WAN. 10.7G - GFP/OPU2+7 (Preamble/ MAC transparent) (default) This packet mapping provides mapping of 10GE LAN PHY (10G-BASE-R) signal to 10.709G OTU2 signal, via GFP-F, asynchronous, Preamble and MAC transparent WAN. 10.7G - GFP/OPU2+7 (Preamble/ Ordered Set/ MAC transparent) This packet mapping provides mapping of 10GE LAN PHY (10G-BASE-R) signal to 10.709G OTU2 signal, via GFP-F, asynchronous, Preamble, Ordered Set transparent, and MAC transparent WAN. 11.05G - OPU1e (PCS transparent) This packet mapping provides mapping of 10GE LAN PHY (10G-BASE-R) to a proportionally wrapped 11.049G OTU1e signal, synchronous, CBR10G. 11.09G - OPU2e (PCS transparent) This packet mapping provides mapping of 10GE LAN PHY (10G-BASE-R) to a proportionally wrapped 11.096G OTU2e signal, synchronous, CBR10G. Laser Off Far End Fail Disabled Enabled Sets the Laser Off Far End Fail status. Determines type of signal conditioning towards subtending equipment. When Enabled, client transmitter laser is shutoff when line faults or head-end client faults are detected. When Disabled, local fault (LF) is sent to subtending equipment when line faults or head-end client faults are detected. Default setting is determined by the setting of the system laser off far end fail parameter in the Node Information application.

Packet Mapping See description

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-194 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-34 (continued) ETH10G and ETH40G facility parameters Parameter Tx Wavelength (nm) Options Description

1528.38 (0) to 1568.77 at Sets the required line transmit wavelength. 50 GHz spacing (default Tx Wavelength cannot be edited unless the facility is 0) OOS, except when changing from 0 to a valid wavelength, which can be IS. Editing to 0 is supported. Provisionable on tunable pluggables only. The number in brackets is the channel ID. Applicable to the ETH10G facility on the PXFP variants of NTK583AA/AB and NTK587Ex to NTK587Hx only.

Maximum Ethernet Frame Size

9600(default) 1600

Sets the maximum Transfer Unit (MTU).

Tx Actual Power Tx optical power (dBm) Unknown (if circuit pack not present)

Displays the measured line transmitter optical power. Read-only. When the outgoing transmit optical power level for the monitored port is out of range, the Tx Actual Power parameter displays "OOR". The corresponding OPT-OCH/OCH-OPT value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPT-OCH/OCH-OPT values. Displays the measured line receiver optical power. Read-only. When the incoming receive optical power level for the monitored port is out of range, the Rx Actual Power parameter displays "OOR". The corresponding OPR-OCH/OCH-OPR value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPR-OCH/OCH-OPR values.

Rx Actual Power Rx optical power (dBm) Unknown (if circuit pack not present)

Holdoff Timer (ms)

0 to 1000 in increments of Sets the length of time (in ms) before Tx conditioning is 100 (default 0) applied to the client. Applicable to 40G MUX OCI (NTK525CFE5 variant) only when the ETH10G is GFP mapped. string of up to 64 characters Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2, SPAP, or SPAP-2 w/2xOSC is equipped. 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

Customer Defined Facility Identifier

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-195 Table 1-34 (continued) ETH10G and ETH40G facility parameters Parameter 40GOCI ETH40G Unit Primary State facility-shelf-slot-port See Equipment and facility primary states on page 1-184 Displays the facility, shelf number, slot number, and port number for the selected facility. Read-only Sets the primary state of the facility. Default reflects primary state of associated equipment. Note: IS and OOS are selectable. Indicates the operational state of the facility. The secondary state can be a combination of one or more states. The Auto in-service state is editable. Sets the Laser Off Far End Fail status. Determines type of signal conditioning towards subtending equipment. When Enabled, client transmitter laser is shutoff when line faults or head-end client faults are detected. When Disabled, local fault (LF) is sent to subtending equipment when line faults or head-end client faults are detected. Default setting is determined by the setting of the system laser off far end fail parameter in the Node Information application. Packet mapping Proprietary Tx Actual High Power (dBm) Tx optical power high value Unknown (if CFP not present) Tx Actual Low Power (dBm) Tx optical power low value Unknown (if CFP not present) Displays the lowest measured transmit optical power of the CFP multiple optical channels. Read-only. Displays the mapping protocol. Displays the highest measured transmit optical power of the CFP multiple optical channels. Read-only. Options Description

Secondary State See Facility secondary states on page 1-185 Laser Off Far End Fail Disabled Enabled

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-196 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-34 (continued) ETH10G and ETH40G facility parameters Parameter Rx Actual High Power (dBm) Options Rx optical power high value Unknown (if CFP not present) Rx Actual Low Power (dBm) Rx optical power low value Unknown (if CFP not present) Customer Defined Facility Identifier string of up to 64 characters Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2, SPAP, or SPAP-2 w/2xOSC is equipped. Displays the lowest measured received optical power of the CFP multiple optical channels. Read-only. Description Displays the highest measured received optical power of the CFP multiple optical channels. Read-only.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-197

WAN facility parameters


Table 1-35 provides a list of the WAN facility parameters. Applicable to 40G MUX OCI circuit packs only.
Table 1-35 WAN facility parameters Parameter 40GMUX WAN Unit Primary State facility-shelf-slot-port See Equipment and facility primary states on page 1-184 See Facility secondary states on page 1-185 0 for ETH10G WAN Displays the facility, shelf number, slot number, and port number for the selected facility. Read-only Indicates the primary state of the WAN facility, which follows the ETH10G or FLEX(FC1200) primary state. Read-only Indicates the operational state of the facility. The secondary state can be a combination of one or more states. Read-only Options Description

Secondary State

Frame Checksum

Displays whether the GFP-F or GFP-T frame 32 for FLEX(FC1200) WAN checksum (4 Byte CRC-32) is appended to each GFP-F or GFP-T frame. Read-only "32" adds the frame checksum while "0" does not. Note: To prevent packet loss, the Frame Checksum must be kept at the default value of "0" when using the "10.7G - GFP/OPU2+7 (Preamble/MAC transparent)" packet mapping.

Packet Mapping

GFP-F for ETH10G WAN GFP-T for FLEX(FC1200) WAN

Displays the WAN to OPU2 mapping format. Read-only Sets whether the 8 byte Ethernet MAC preamble is kept or discarded during GFP-F mapping. Applicable to ETH10G WAN only. This parameter is determined by the ETH10G packet mapping as follows: "10.7G - GFP/OPU2+7 (Preamble/MAC transparent)" = Keep "10.7G - GFP/OPU2+7 (Preamble/Ordered Set/MAC transparent)" = Keep "10.7G - GFP/OPU2 (Standard MAC transparent)" = Discard Read-only

Ethernet Preamble

Keep Discard

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-198 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-35 (continued) WAN facility parameters Parameter FCS Errored Frames Options For ETH10G WAN: Keep (default), Discard For FLEX(FC1200) WAN: Keep GFP RFI Enabled Controls the GFP remote failure indication (RFI) client management frame (CMF) transmission. When enabled, it allows GFP RFI CMF transmission upon WAN link down. Read-only Controls the support (sending of CMFs) of round trip delay calculation. Read-only Conditioning type GFP CMF Controls the type of conditioning on the WAN port. WAN conditioning is triggered by local client failures on the Ethernet port. Read-only User Payload Indicator Transmitted (In HEX) 00 to FF (Note 1) Sets the GFP-F or GFP-T User Payload Identifier used for Client Data Frames created in the WAN layer during the GFP-F or GFP-T mapping. This value is not monitored or alarmed and editing of this parameter is only provided to potentially improve interoperability with other equipment. Sets whether legacy client management frame (LEGACYCMF) or G7041CMF is used. For the "10.7G - GFP/OPU2+7 (Preamble/Ordered Set/MAC transparent)" mapping, the only option is G7041CDF. Description Sets whether the LAN FCS errored frames are kept or discarded at the client ingress. (Note 2)

Round trip delay Status

Disable

Transparent Ordered Sets

G7041CMF (default) LEGACYCMF G7041CDF

Note 1: This value can only be provisioned (via the WAN facility) for the proprietary "10.7G GFP/OPU2+7 (Preamble/MAC transparent)" ETH10G packet mapping. Note 2: When the "FCS Errored Frames" WAN facility parameter is set to "Discard", FCS errored frames (either GFP or MAC FCS errors) are not discarded at the client egress of the 40G MUX OCI circuit packs. The only location FCS errored frames are discarded is at the ETH10G client Rx of the 40G MUX OCI circuit packs. Additionally, the discarded frames are added to the DFR-E PM count and the Ethernet In Frames Discarded: Total OM count, which do not normally include FCS errored frames.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-199

40G MUX OCI OTM2 facility parameters


Table 1-36 provides a list of the 40G MUX OCI OTM2 facility parameters.
Table 1-36 40G MUX OCI OTM2 facility parameters Parameter Unit Primary State Options/ranges facility-shelf-slot-port Description Displays the facility, shelf number, slot number, and port number for the selected facility.

See Equipment and Sets the primary state of the facility. Default reflects facility primary states on primary state of associated equipment. page 1-184 IS and OOS are selectable. See Facility secondary states on page 1-185 Displays the facility operational state. The AINS state is editable for the OTM2 client facility. For more information, see Facilities that support automatic in-service (AINS) on page 1-186. The Maintenance state is editable for the OTM2 client facility. For more information, see Table 1-32 on page 1-187.

Secondary State

Conditioning Type

OPU_AIS (default) ODU_AIS

Controls the type of conditioning on the OTM mapping layer facility of a non-OTM client port. OTM mapping layer facility conditioning is triggered by local client failures on the non-OTM client port. Applicable only to the OTM2 mapping layer facility of a non-OTM2 client facility on the 40G MUX OCI (NTK525CFE5 variant). ODU_AIS conditioning is required when interfacing with an OTN switch (such as the current 6500 OTN switch) which uses only ODU_AIS as a switch criteria (and not OPU_AIS).

Rate

10.7G 11.05G 11.09G

Displays the facility rate. 10.7G only for 40G XCIF OTM2 facility.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-200 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-36 (continued) 40G MUX OCI OTM2 facility parameters Parameter Tx Actual Power (dBm) (Note 1) Options/ranges Tx optical power Description

Displays the measured line transmit optical power. Unknown (if circuit pack Read-only When the outgoing transmit optical power level for the not present) monitored port is out of range, the Tx Actual Power parameter displays "OOR". The corresponding OPT-OCH/OCH-OPT value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPT-OCH/OCH-OPT values. Off RS8 (ITU-T G.709 RS-8) Sets the transmit Tx FEC format setting. RS8 is the OTU FEC mode applied to achieve greater margin on a given link. Off state allows users to test the product for OTN compliancy. The OTM2 Tx FEC Format parameter cannot be edited unless the facility is OOS.

Tx FEC Format (Note 1)

Laser Off Far End Fail (Note 1)

Disabled Enabled

Sets the Laser Off Far End Fail status. Determines type of signal conditioning towards subtending equipment. When Enabled, client transmitter laser is shutoff when line faults or head-end client faults are detected. When Disabled, ODU AIS is sent to subtending equipment when line faults or head-end client faults are detected. Default setting is determined by the setting of the system laser off far end fail parameter in the Node Information application.

Rx Actual Power (dBm) (Note 1)

Displays the measured line receive optical power. Unknown (if circuit pack Read-only. When the incoming receive optical power level for the not present) monitored port is out of range, the Rx Actual Power parameter displays "OOR". The corresponding OPR-OCH/OCH-OPR value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPR-OCH/OCH-OPR values. Rx optical power The value may not be accurate if it is outside the normal operating range.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-201 Table 1-36 (continued) 40G MUX OCI OTM2 facility parameters Parameter Rx FEC Format (Note 1) Options/ranges Off RS8 (ITU-T G.709 RS-8) Description Select the receive Rx FEC format setting. RS8 is the OTU FEC mode applied to achieve greater margin on a given link. Off state allows users to test the product for OTN compliancy. The OTM2 Rx FEC Format parameter cannot be edited unless the facility is OOS. Pre-FEC Signal Fail Threshold (dBQ) -1.00 to +1.00 dBQ (default 0) Sets the threshold level for the Pre-FEC Signal Fail alarm (applicable only when FEC is On). Can be provisioned in 0.01 steps. 0 dBQ equates to 1x10^-15 post FEC errors. This parameter cannot be edited unless the facility is OOS. OTU Signal Degrade 1x10^-9 Threshold (Note 1) Port Mode (Note 1) SONET (default for SONET NE mode) SDH (default for SDH NE mode) Displays the signal degrade threshold (applicable only when Rx FEC Mode is Off). Read-only. Select the mode of the port. Determines if SONET or SDH terminology is used and whether bit (SONET) or block (SDH) errors are used for performance monitoring. You cannot edit the port mode. To change the port mode you must delete the OTM2 facility and then re-add it with the correct port mode. OPU2 + 7 Reserved Bytes Yes (default) No Sets whether 7 unused bytes of the OPU2 overhead are used for payload. This value can only be changed by deleting the associated ETH10G facility and re-adding it using a different Packet Mapping. Read-Only. Payload Type Expected (In HEX) 00 to FF (Note 2) OPU Payload Type byte expected in the off-ramp direction for an OTM2 facility associated with an OC192/STM64 or ETH10G client facility. Note: If the expected and the received do not match, an OPU PT Byte mismatch alarm is raised. Payload Type 00 to FF Transmitted (In HEX) (Note 2) Delay Measurement Enabled (default) Disabled OPU Payload Type byte transmitted in the on-ramp direction for an OTM2 facility associated with an OC192/STM64 or ETH10G client facility. Enables or disables automatic delay measurement.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-202 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-36 (continued) 40G MUX OCI OTM2 facility parameters Parameter One Way Latency (s) Customer Defined Facility Identifier Options/ranges numeric value Unknown string of up to 64 characters Description Displays the value of the last one way delay measurement in microseconds. Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2, SPAP, or SPAP-2 w/2xOSC is equipped.

Note 1: In 40G MUX OCI circuit packs, this field is only visible for the OTM2 client facility. Note 2: You can provision this value only for ETH10G facilities with packet mappings of "10.7G GFP/OPU2+7 (Preamble/ MAC transparent)", "11.05G - OPU1e (PCS transparent)", or "11.09G OPU2e (PCS transparent)". Achieved via the OTM2 facility associated with the client ETH10G facility for the 40G MUX OCI circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-203

40G XCIF OTM2 facility parameters


Table 1-37 provides a list of the 40G XCIF OTM2 facility parameters.
Table 1-37 40G XCIF OTM2 facility parameters Parameter Unit Primary State Options/ranges facility-shelf-slot-port Description Displays the facility, shelf number, slot number, and port number for the selected facility.

See Equipment and Sets the primary state of the facility. Default reflects facility primary states on primary state of associated equipment. page 1-184 IS and OOS are selectable. See Facility secondary states on page 1-185 10.7G 00 to FF Displays the facility operational state. Read-only Displays the facility rate. OPU Payload Type byte expected in the off-ramp direction for an OTM2 facility associated with an OC192/STM64 client facility. Note: If the expected and the received do not match, an OPU PT Byte mismatch alarm is raised.

Secondary State Rate Payload Type Expected (In HEX)

Payload Type 00 to FF Transmitted (In HEX) Port Mode SONET (default for SONET NE mode) SDH (default for SDH NE mode)

OPU Payload Type byte transmitted in the on-ramp direction for an OTM2 facility associated with an OC192/STM64 client facility. Select the mode of the port. Determines if SONET or SDH terminology is used and whether bit (SONET) or block (SDH) errors are used for performance monitoring. You cannot edit the port mode. To change the port mode you must delete the OTM2 facility and then re-add it with the correct port mode.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-204 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

OSIC OTM2 facility parameters


Table 1-38 provides a list of the OSIC OTM2 facility parameters.
Table 1-38 OSIC OTM2 facility parameters Parameter Unit Options/ranges facility-shelf-slot-port Description Displays the facility, shelf number, slot number, and port number for the selected OTM2 facility. Read-only.

Primary State

See Equipment and Sets the primary state of the OTM2 facility. facility primary states on IS and OOS are selectable. page 1-184 Sets the optical system identifier used by other applications for network topology building blocks to The identifier can include build an optical network model including DWDM any combination of upper transmit/receive elements. Setting the optical system identifier overrides the and lower case letters, default setting provisioned in the Node Information numbers, and special application that is used when OTM2 facilities are characters. auto-provisioned. Up to 8 alphanumeric characters (inclusive) 1 to 254 Sets the transmit path identifier, which allows two different transmitters with identical wavelengths in the same network element to be identified uniquely in an optical system. Setting the transmit path identifier overrides the default setting provisioned in the Node Information application that is used when OTM2 facilities are auto-provisioned.

Optical System Identifier

Tx Path Identifier

Provisioned Tx Power (dBm)

-7.0 to 3.0 (default -7.0)

Sets the required line transmit optical power (provision power with 0.1 incremental range). Displays the measured transmit optical power. Read-only.

Tx Actual Power (dBm) Tx optical power (-6.5 to 3.5)

Unknown (if circuit pack When the outgoing transmit optical power level for the monitored port is out of range, the Tx Actual not present) (default) OOR-LO (if value below Power parameter displays "OOR". The corresponding OPT-OCH/OCH-OPT value in the minimum limit) Site Manager Performance Monitoring application OOR-HO (if value does not display "OOR" when out of range; the above maximum limit) lowest reading is -45 dBm. The value may not be accurate if it is outside the normal operating range.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-205 Table 1-38 (continued) OSIC OTM2 facility parameters Parameter Options/ranges Description Displays the measured receive optical power. Read-only.

Rx Actual Power (dBm) Rx optical power -7.0 to 3.0

Unknown (if circuit pack When the incoming receive optical power level for the monitored port is out of range, the Rx Actual not present) (default) OOR-LO (if value below Power parameter displays "OOR". The corresponding OPR-OCH/OCH-OPR value in the minimum limit) Site Manager Performance Monitoring application OOR-HO (if value does not display "OOR" when out of range; the above maximum limit) lowest reading is -45 dBm. The value may not be accurate if it is outside the normal operating range. Tx Wavelength (nm) 1528.77 to 1565.09 (default 0.00) Sets the OTM2 transmit wavelength at 50 GHz spacing. Tx Wavelength cannot be edited unless the facility is OOS. Note: Tx Wavelength must be provisioned to a non-default value for the OSIC circuit pack to be able to query repeaters. Tx SBS Dither On (default), Off Sets the transmit Stimulated Brillouin Scattering (SBS) dither setting. If On, a dither frequency applied to transmitter to compensate for the non-linear effect of Stimulated Brillouin Scattering. Note: Tx SBS Dither must be provisioned On for the OSIC circuit pack to be able to query repeaters. Tx AM Format Idler (default), SC Idler Sets the Analog Maintenance (AM) format. Note: Tx AM Format must be provisioned to SC Idler for the OSIC circuit pack to query the repeaters. Line Rate Port Mode 10.7G SONET (default for SONET NE mode) SDH (default for SDH NE mode) Tx Sub-carrier Frequency (kHz) Tx Modulation Depth (%) 100.0 to 250.0 (default 150.0) 20 to 100 (default 50) Sets the OSIC-specific OTM2 facility Tx sub-carrier frequency. Sets the peak-to-peak modulation depth target in percent for the OSIC OTM2 Tx facility, and is used as the target by the Tx control loop. Displays the line rate. Read-only, Displays the port mode of the facility. Read-only.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-206 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-38 (continued) OSIC OTM2 facility parameters Parameter Tx ASK Baud Rate (Baud) Options/ranges 333.33 (default) 1667 Description Sets the transmit amplitude shift keying modulation baud rate or symbols per second rate, and is used to setup the Tx control loop. Note: This value changes in step with the Encoding/Decoding Format parameter, depending on the Repeater type selected for the repeatered system. Tx Message Length (bit) 1 to 64 (default 16) Sets the Tx message length in bits. Note: Kept at default value for normal use, but provisionable for future use. Tx Encoding Format Rx Sub-carrier Frequency (kHz) NRZ 3SB1 (default) 4.0 to 63.0 (default 12.5) Sets the OSIC-specific OTM2 facility Rx sub-carrier frequency. Note: This value is for information only, and does not provision a change in hardware or firmware in this release. However, it is important as a record of the repeated system that is intended to be queried using the OSIC OTM2 facility. Rx Message Length (bit) 1 to 64 (default 28) Sets the Rx message length in bits. Note: Kept at default value for normal use, but provisionable for future use. Sets the Tx and Rx modulation encoding format.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-207 Table 1-38 (continued) OSIC OTM2 facility parameters Parameter Rx ASK Baud Rate (Baud) Options/ranges 16.67 (default) 83.33 Description Sets the receive amplitude shift keying modulation baud rate or symbols per second rate, and is used to setup the Rx decoder control loop. Note: This value changes in step with the Encoding/Decoding Format parameter, depending on the Repeater type selected for the repeatered system. Repeater System Name 64-character string (default null) Sets the name of the repeater system associated with the OSIC OTM2 facility, which is used to query the repeatered system. This Repeater System Name is used in the Supervisory Channel drop-down list of the Site Manager SC Query application. Customer Defined Facility Identifier string of up to 64 characters Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2 or SPAP-2 w/2xOSC is equipped.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-208 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

OTM3 facility parameters


Table 1-39 provides a list of the OTM3 facility parameters. Note that not all OTM3 facilities support all the parameters. See Table 1-40 on page 1-216 for applicability.
Table 1-39 OTM3 facility parameters Parameters Unit Options facility-shelf-slot-port Description Displays the facility, shelf number, slot number, and port number for the selected facility. Port number is 1 for 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD and 40G OCI circuit pack and 100 for 40G MUX OCI and 40G XCIF circuit pack in this release. Primary State See Equipment and facility primary states on page 1-184 Sets the primary state of the facility. Default reflects primary state of associated equipment. IS and OOS are selectable. Secondary State See Facility secondary states on Displays the facility operational state. page 1-185 The AINS state is editable for supported circuit packs. For more information, see Facilities that support automatic in-service (AINS) on page 1-186. The Maintenance state is editable for supported circuit packs. For more information, see Table 1-32 on page 1-187. Optical System Identifier Up to 8 alphanumeric characters (inclusive) Sets the optical system identifier used by other applications for network topology building blocks to build an optical network model including DWDM transmit/receive elements.

The identifier can include any combination of upper and lower case letters, numbers, and special Applicable only to 40G OCLD/Wavelength-selective 40G OCLD/40G characters. UOCLD circuit pack. 1 to 254

Tx Path Identifier

Sets the transmit path identifier which allows two different transmitters with identical wavelengths in the same network element to be identified uniquely in an optical system. Applicable only to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-209 Table 1-39 (continued) OTM3 facility parameters Parameters Tx Power (dBm) Options 0 to -11 for 40G OCLD -3 to -11 for Wavelength-selective 40G OCLD -14.0 to -4.0 for 40G UOCLD Tx Actual Power (dBm) Tx optical power Unknown (if circuit pack not present) (Note 2) Description Sets the required line transmit optical power (provision power with 0.1 incremental range). Tx power may auto-provision. Applicable only to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs. Displays the actual transmit optical output power. Read-only. When the outgoing transmit optical power level for the monitored port is out of range, the Tx Actual Power parameter displays "OOR". The corresponding OPT-OCH/OCH-OPT value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPT-OCH/OCH-OPT values. Applicable only to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD and 40/43G OCI circuit packs. Rx Actual Power (dBm) (Note 3) Rx optical power Unknown (if circuit pack not present) (Note 2) Displays the actual receive optical input power. Read-only. When the incoming receive optical power level for the monitored port is out of range, the Rx Actual Power parameter displays "OOR". The corresponding OPR-OCH/OCH-OPR value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPR-OCH/OCH-OPR values. Only applicable to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD and 40/43G OCI circuit packs. Rx Channel Rx channel optical power Actual Power Unknown (if circuit pack not (dBm) (Note 3) present) (Note 2) Displays the actual client receive channel optical input power. Read-only. Applicable only to Wavelength-selective 40G OCLD circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-210 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-39 (continued) OTM3 facility parameters Parameters Options Description Displays the highest measured transmit optical power of the CFP multiple optical channels. Read-only. Applicable only to 40G+ CFP OCI circuit packs. Tx Actual Low Tx optical power low value Power (dBm) Unknown (if CFP not present) Displays the lowest measured transmit optical power of the CFP multiple optical channels. Read-only. Applicable only to 40G+ CFP OCI circuit packs. Rx Actual High Rx optical power high value Power (dBm) Unknown (if CFP not present) Displays the highest measured received optical power of the CFP multiple optical channels. Read-only. Applicable only to 40G+ CFP OCI circuit packs. Rx Actual Low Rx optical power low value Power (dBm) Unknown (if CFP not present) Displays the lowest measured received optical power of the CFP multiple optical channels. Read-only. Applicable only to 40G+ CFP OCI circuit packs. Laser Off Far End Fail Disabled Enabled Sets the Laser Off Far End Fail status. Determines type of signal conditioning towards subtending equipment. When Enabled, client transmitter laser is shutoff when line faults or head-end client faults are detected. When Disabled, ODU AIS is sent to subtending equipment when line faults or head-end client faults are detected. Default setting is determined by the setting of the system laser off far end fail parameter in the Node Information application. Only applicable to the 40/43G OCI and 40G+ CFP OCI circuit pack. Rx FEC Format PFEC for 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD Off or RS8 (ITU-T G.709 RS-8) (default) for 40/43G OCI or 40G+ CFP OCI Tx FEC Format PFEC for 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD Off or RS8 (ITU-T G.709 RS-8) (default) for 40/43G OCI or 40G+ CFP OCI 6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation Displays the receive Rx FEC format setting. Rx FEC format cannot be edited unless the OTM3 client facility on 40/43G OCI or 40G+ CFP OCI is OOS.

Tx Actual High Tx optical power high value Power (dBm) Unknown (if CFP not present)

Displays the transmit Tx FEC format setting. Tx FEC format cannot be edited unless the OTM3 client facility on 40/43G OCI or 40G+ CFP OCI is OOS.

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-211 Table 1-39 (continued) OTM3 facility parameters Parameters Options Description Displays the OTM3 transmit wavelength in nm. The number in brackets is the channel ID. Tx wavelength may auto-provision. Tx Wavelength cannot be edited unless the facility is OOS. Wavelength can be re-provisioned to zero when the OTM3 facility is OOS, without deleting the facility.

Tx Wavelength 1527.60 (0) to 1565.50 (89) (nm) at 50GHz spacing for C-Band 40G OCLD 1568.77 to 1608.76 at 50GHz spacing for L-Band 40G OCLD 1528.77 (93) to 1566.72 (92) at 50GHz spacing for Wavelength-selective 40G OCLD

Only applicable to 40G OCLD/Wavelength-selective 40G OCLD/40G 1527.99 (0) to 1565.50 (89) at 50GHz spacing for 40G UOCLD UOCLD circuit packs. Note: 40G OCLD, Wavelength-selective 40G OCLD, or 40G UOCLD connected together must be set to the same wavelength on both ends. Otherwise, a loss of clock alarm will be raised. Tuning Mode Performance-Optimized (default) Sets the wavelength tuning mode. Accelerated Performance-Optimized tuning mode includes a self-calibration test, which optimizes the performance, whereas the Accelerated tuning mode does not. Accelerated tuning time is ~30 seconds. Performance-Optimized tuning time is ~130 seconds. Performance-Optimized (formerly called Normal) tuning mode is the tuning mode that is supported in all releases. After a circuit pack cold restart, tuning is always done as Performance-Optimized, regardless of the tuning mode setting. All subsequent tuning is done based on the tuning mode setting. Only applicable to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs. Pre-FEC Signal Fail Threshold (dBQ) -1.00 to +1.00 dBQ (default 0) Sets the threshold level for the Pre-FEC Signal Fail alarm (applicable only when FEC is On). Can be provisioned in 0.01 steps. This parameter cannot be edited unless the facility is OOS. Only applicable to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD and 40/43G OCI, and 40G+ CFP OCI circuit packs. 6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-212 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-39 (continued) OTM3 facility parameters Parameters Pre-FEC Signal Degrade Threshold (dBQ) Options -1.00 to +3.50 dBQ (default 0.5) for 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD Description

Sets the threshold level for the Pre-FEC Signal Degrade alarm (applicable only when FEC is On). Can be provisioned in 0.01 steps. Applicable only to 40G OCLD/Wavelength-selective 40G -1.00 to +2.00 dBQ (default 0.5) OCLD/40G UOCLD, 40/43G OCI, and 40G+ CFP for 40/43G OCI and 40G+ CFP OCI circuit packs. OCI numeric value Displays the threshold level in BER for the Pre-FEC Signal Fail alarm (applicable only when FEC is On). Read-only Applicable only to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD, 40/43G OCI, and 40G+ CFP OCI circuit packs. numeric value Displays the threshold level in BER for the Pre-FEC Signal Degrade alarm (applicable only when FEC is On). Read-only Applicable only to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD, 40/43G OCI, and 40G+ CFP OCI circuit packs. 44.5G 43G018 Displays the rate. Read-only The 43G018 rate is only applicable to the 40/43G OCI and 40G+ CFP OCI circuit pack. Displays the port mode of the facility (SONET or SDH). Read-only Displays the signal degrade threshold (applicable only when Rx FEC Format is Off). Read-only Only applicable to the 40/43G OCI and 40G+ CFP OCI circuit packs. -50,000 to +50,000 ps/nm Display the total link dispersion in the receive direction. Read-only Only applicable to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs.

Pre-FEC Signal Fail Threshold (BER)

Pre-FEC Signal Degrade Threshold (BER)

Rate

Port Mode

SONET (default for SONET NE mode) SDH (default for SDH NE mode) 1x10^-9

OTU Signal Degrade Threshold Total Rx Link Dispersion

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-213 Table 1-39 (continued) OTM3 facility parameters Parameters Supported Mean DGD Options Supported mean DGD Description Displays the maximum value of the mean DGD of any link for which modem performance can be guaranteed in ps. Read-only Only applicable to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs. Estimated Unidirectional Latency (s) numeric value Displays the estimated unidirectional latency in s. Estimated unidirectional latency includes fiber latency and circuit pack latency. Circuit pack latency is from the backplane to the line interface port. Only applicable to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs. Estimated Instance of DGD (Note 1) Estimated instantaneous of DGD Displays an estimate of the present value of the measurement differential group delay (DGD) that results from polarization mode dispersion (PMD) present in the Unknown (Note 2) link at the signal wavelength in ps. The maximum instance of DGD observed over life is 3 times the mean DGD of the link. Read-only Applicable only to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs. Estimated Fiber Length (km) Displays an estimate of the fiber length calculated Unknown (if no fiber is connected based on the round trip delay. Read-only Applicable only to 40G to the port) OCLD/Wavelength-selective 40G OCLD/40G (Note 2) UOCLD circuit packs. Estimated fiber length Reach specification in numeric value Displays the reach specification retrieved from a 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit pack. Read-only Applicable only to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs. Echoed Trace Rx TID: shelf-slot-port Displays the echoed trace received from the far-end transmitter. Read-only Only applicable to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs.

Reach Specification (km)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-214 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-39 (continued) OTM3 facility parameters Parameters Trace Tx Options TID: shelf-slot-port Description Displays the transmitted trace used to determine if the Tx/Rx fiber pairs are connected correctly. Read-only. Only applicable to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs. Associated Far TID: shelf-slot-port End Rx ID Displays the associated far end Rx ID. Read-only. Only applicable to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs. Sets the sub-carrier spacing. Only applicable to 40G UOCLD circuit pack.

Sub-Carrier Spacing

WIDE20 (default), WIDE25, MINSPACE20 for NTK539XA WIDE20, WIDE25 (default), WIDE50, MINSPACE20 for NTK539XE

ODU Monitoring

No Yes

Indicates whether the OTM3 facility monitors the ODU/OPU layers. When enabled, ODU/OPU layer alarms are monitored and ODU layer PM counts are monitored. Only applicable to 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs.

Customer Defined Facility Identifier Delay Measurement

string of up to 64 characters

Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2, SPAP, or SPAP-2 w/2xOSC is equipped. Enables or disables automatic delay measurement. Default is disabled for 40G MUX OCI (NTK525CF variant) and enabled for 40G+ CFP OCI (NTK529SJ). Cannot enable OTM3 DM on 40G MUX OCI (NTK525CF variant) if OTM3 GCC1 is provisioned, and vice versa. Displays the value of the last one way delay measurement in microseconds. Indicates whether STORM is enabled or disabled. Editable in the STORM application. Only applicable to 40G OCLD/Wavelength-Selective 40G OCLD circuit packs.

Enabled Disabled

One Way Latency (s) Fast Receiver Recovery

numeric value Unknown Disabled (default) Enabled

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-215 Table 1-39 (continued) OTM3 facility parameters Parameters Network Configuration Options Matched Chromatic Dispersion (default) Diverse Chromatic Dispersion Link Dispersion Path 1 AUTO or numeric value Description Indicates the network configuration type. Editable in the STORM application. Only applicable to 40G OCLD/Wavelength-Selective 40G OCLD circuit packs. Indicates the link dispersion for path 1. Displays AUTO when Network Configuration is Matched Chromatic Dispersion. Only applicable to 40G OCLD/Wavelength-Selective 40G OCLD circuit packs. Indicates the link dispersion for path 2. Displays AUTO when Network Configuration is Matched Chromatic Dispersion. Only applicable to 40G OCLD/Wavelength-Selective 40G OCLD circuit packs.

Link Dispersion Path 2

AUTO or numeric value

Note 1: For the Mean DGD specification for the 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit packs, refer to the Technical Specifications section in Part 3 of Planning, NTRN10CF. Note 2: The value Unknown will be displayed also when the Circuit Pack Operational Capacity Exceeded alarm is present. If this alarm is present, the provisioning of the OTM3 facility, except for the primary state, will not be sent to the 40G OCLD/Wavelength-selective 40G OCLD/40G UOCLD circuit pack. Note 3: The Wavelength-selective 40G OCLD has two optical power detectors on its Rx interface. One for the total input power, that is, the total of all the wavelengths plus the amplifier noise (ASE), reported as the Rx Actual Power. And one for the channel input power (the channel corresponds to the wavelength the transmitter is tuned to), reported as the Rx Channel Actual Power. When the Wavelength-selective 40G OCLD is used in colored Photonic systems, the two Rx interface detectors will see similar power levels and as such the Rx Actual Power and Rx Channel Actual Power values will have similar values.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-216 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-40 OTM3 facility parameter applicability Equipment type Facility Unit Primary State Secondary State Optical System Identifier Tx Path Identifier Tx Power (dBm) Tx Actual Power (dBm) Rx Actual Power (dBm) Rx Channel Actual Power (dBm) Tx Actual High Power (dBm) Tx Actual Low Power (dBm) Rx Actual High Power (dBm) Rx Actual Low Power (dBm) Laser Off Far End Fail Rx FEC Format Tx FEC Format Tx Wavelength (nm) Tuning Mode Pre-FEC Signal Fail Threshold (dBQ) Pre-FEC Signal Degrade Threshold (dBQ) Pre-FEC Signal Fail Threshold (BER) Pre-FEC Signal Degrade Threshold (BER) Rate X X X X X X X X (Note 5) X (Note 5) X (Note 5) X (Note 5) X X X X X X X X X X X X X (Note 6) X (Note 6) 40GMUX Mux layer X X X 40GOCI Mapping layer X X X 40GOCI Client X X X 40GOCLD/40GUOCLD Line X X X X X X X X X (Note 3)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-217 Table 1-40 (continued) OTM3 facility parameter applicability Equipment type Facility Port Mode OTU Signal Degrade Threshold Total Rx Link Dispersion Supported Mean DGD Round Trip Delay Estimated Instance of DGD Estimated Fiber Length (km) Reach Specification (km) Echoed Trace Rx Trace Tx Associated Far End Rx ID Sub-Carrier Spacing ODU Monitoring Customer Defined Facility Identifier Delay Measurement One Way Latency (s) Fast Receiver Recovery Network Configuration X (Note 7) X (Note 7) X X (Note 7) X (Note 7) X (Note 4) X (Note 4) X 40GMUX Mux layer X 40GOCI Mapping layer X 40GOCI Client X X X X X X X X X X X X (Note 2) X X 40GOCLD/40GUOCLD Line X

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-218 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-40 (continued) OTM3 facility parameter applicability Equipment type Facility Link Dispersion Path 1 Link Dispersion Path 2 40GMUX Mux layer 40GOCI Mapping layer 40GOCI Client 40GOCLD/40GUOCLD Line X (Note 4) X (Note 4)

Note 1: For 40G XCIF, the only applicable parameters are Unit, Primary state, Secondary state, Rate, and Port mode. Note 2: Only applicable to 40G UOCLD. Note 3: Only applicable to the Wavelength-selective 40G OCLD. Note 4: Only applicable to 40G OCLD/Wavelength-Selective 40G OCLD. Note 5: Only applicable to 40G+ CFP OCI. Note 6: Only applicable to 40/43G OCI. Note 7: Supported on the OTM3 Mux layer on the 40G MUX OCI (NTK525CF variant) and the OTM3 mapping layer on the 40G+ CFP OCI (NTK529SJ) only.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-219

FLEX facility parameters for 40G MUX (NTK525CFE5 variant)


Table 1-41 FLEX facility parameters for 40G MUX Parameters Unit Primary State Options FLEX-shelf-slot-port See Equipment and facility primary states on page 1-184 See Facility secondary states on page 1-185 FC800 FC1200 Conditioning Type FC800: NOS (default) or LOFEF FC1200: LF (default) or LOFEF Determines type of signal conditioning towards subtending equipment when line faults or head-end client faults are detected. When set to LOFEF, client transmitter laser is shut off. When set to NOS for FC800, NOS is sent to subtending equipment. When set to LF for FC1200, LF is sent to subtending equipment. Description Displays the facility, shelf number, slot number, and port number for the selected facility. Sets the primary state of the facility. Default reflects primary state of associated equipment. IS and OOS are selectable. Displays the facility operational state. The Auto in-service state is editable. Displays the FLEX facility protocol.

Secondary State Protocol

Holdoff Timer

0, 100 (default), 200, ... 1000 Sets the length of time (in ms) before Tx in 100 increments conditioning is applied to the client. Before the holdoff timer expires, FC800/FC1200 idles are injected.

Packet Mapping

FC800: ENHCBR: 10.7G OPU2 (Enhanced CBR) FC1200: TCODEGFPT: 11.09G - OPU2e (GFP-T Transcoded)

Displays the mapping type.

Tx Actual Power (dBm)

Numeric value

Displays the Tx actual power in dBm. Displays the Tx minimum power in dBm. Displays the Tx maximum power in dBm. Displays the Rx actual power in dBm.

Tx Minimum Power Numeric value (dBm) Tx Maximum Power (dBm) Rx Actual Power (dBm) Numeric value Numeric value

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-220 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-41 (continued) FLEX facility parameters for 40G MUX Rx Minimum Power Numeric value (dBm) Rx Maximum Power (dBm) Customer Defined Facility Identifier Numeric value Displays the Rx minimum power in dBm. Displays the Rx maximum power in dBm.

string of up to 64 characters Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2, SPAP, or SPAP-2 w/2xOSC is equipped.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-221

TCMTTP and TCMCTP facility parameters


Table 1-42 TCMTTP and TCMCTP facility parameters Unit TCMTTP-shelf-slot-port[ODUk]P[trib]T[level] Displays the AID for the selected facility, where

TCM level = 1 to 6 TCMCTP-shelf-slot-port- ODUk= 0, 1, 2, 3, 4 [ODUk]P[trib]T[level] trib =1 for an ODUk within an ODUk, 1 to 2 for an ODU0 within an ODU1, 1 to 4 for an ODU1 within an ODU2, 1 to 8 for an ODU0 within an ODU2 Indicates the operational state of the facility. The secondary state can be a combination of one or more states. The Auto in-service state and the Maintenance state are editable and independent of the parent or sibling AINS and MT state.

Secondary State See Facility secondary states on page 1-185

Supporting TP TCM mode Owner Delay Measurement

OTMn-shelf-slot-port Monitor Terminated USER Enabled Disabled (default)

Displays the supporting TP. Read-only Sets the mode of the TCM. TCMTTP is always Terminated. TCMCTP can be Monitor or Terminated. Displays the entity which created the facility. Read-only Enables or disables automatic delay measurement. Applicable to TTP or terminated-CTP only. Cannot enable DM on port 100 TCMCTP of 40G MUX OCI (NTK525CF variant) if OTM3 GCC1 is provisioned, and vice versa.

One Way Latency (s) Customer Defined Facility Identifier Auto In-Service Time Left (hh-mm) Signal Degrade Threshold

numeric value Unknown string of up to 64 characters hh-mm

Displays the value of the last one way delay measurement in microseconds. Applicable to TTP or terminated-CTP only. Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). Displays the time left for the auto in-service timer. Read-only Displays the signal degrade threshold. Read-only

1x10^-9

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-222 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

OPTMON facility parameters


Table 1-43 OPTMON facility parameters Parameters Unit Primary State Secondary State Options OPTMON-shelf-slot-port See Equipment and facility primary states on page 1-184 See Facility secondary states on page 1-185 Description Displays the facility, shelf number, slot number, and port number for the selected facility. Sets the primary state of the facility. IS and OOS are selectable. Sets the facility operational state. The Auto in-service state is editable. The Maintenance state is editable. LOS Threshold N/A (dBm) Not applicable to the SLIC10/SLIC10 Flex circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-223

IDLER facility parameters


Table 1-44 IDLER facility parameters Parameters Unit Options IDLER-shelf-slotport-ch Description Displays the facility, shelf number, slot number, port number, and channel number for the selected facility.

Primary State

See Equipment and Sets the primary state of the facility. IS and OOS facility primary states on are selectable. page 1-184 See Facility secondary states on page 1-185 Sets the facility operational state. The Auto in-service state is editable. Sets the wavelength for the channel.

Secondary State

Wavelength for the first wavelength on 50 GHz ITU grid (default 0) laser in the IDLER facility (nm) Wavelength for the second laser in the IDLER facility (nm) wavelength on 50 GHz ITU grid (default 0)

Sets the wavelength for the channel.

Frequency offset for the -12.5 first laser in the IDLER facility (GHz) Frequency offset for the +12.5 second laser in the IDLER facility (GHz) Output power for the first laser in the IDLER facility (dBm) Output power for the second laser in the IDLER facility (dBm) SBS dither for the first laser in the IDLER facility SBS dither for the second laser in the IDLER facility -2.4 (default) to +6.0

Displays the frequency offset. Read only

Sets the frequency offset. Read only

Sets the target output power.

-2.4 (default) to +6.0

Sets the target output power.

ON OFF (default) ON OFF (default)

Enables or disables the SBS dither.

Enables or disables the SBS dither.

Measured output power numeric value for the first laser in the IDLER facility (dBm)

Displays the power reading. Read-only

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-224 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-44 (continued) IDLER facility parameters Parameters Options Description Displays the power reading. Read-only

Measured output power numeric value for the second laser in the IDLER facility (dBm) Minimum provisionable numeric value power for the first laser in the IDLER facility (dBm) Minimum provisionable numeric value power for the second laser in the IDLER facility (dBm) Maximum provisionable numeric value power for the first laser in the IDLER facility (dBm) Maximum provisionable numeric value power for the second laser in the IDLER facility (dBm)

Displays the power reading. Read-only

Displays the power reading. Read-only

Displays the power reading. Read-only

Displays the power reading. Read-only

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-225

ADJ facility parameters


Table 1-45 provides a list of the ADJ facility parameters.
Table 1-45 ADJ facility parameters Parameters ADJ Unit Primary State ADJ-shelf-slot-port Displays the facility, shelf number, slot number, and port number for the selected facility. Options Description

See Equipment and Displays the primary state of the facility. Read-only. facility primary states on page 1-184 TXRX Unverified Derived Reliable Unreliable Sets the type of the adjacency. Displays current status of the adjacency facility. Unverified - The far end address is user- provisioned but not discovered or verified. Derived - the system has derived the value of the provisioned far end address based on provisioning of other parameters in the system. Note: Adjacencies with the Derived status cannot be altered by the user. Reliable - The actual far end address is detected and it matches the provisioned far end address. Unreliable - The actual far end address is detected and it does not match the provisioned far end address or the discovery validation has detected a mis-fibering.

Adjacency Type Status

Actual Far End Address Actual Far End Address Format

string format

Displays the actual far end address which is the detected TID, shelf, slot, and port of the far end of the fiber. Read-only Displays the option that each field of the far end address represents. Read-only Sets the provisioned far end address of the fiber connection.

See Note 2

Expected Far End TID-shelf-slot-port Address (Note 1)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-226 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-45 (continued) ADJ facility parameters Parameters Options Description Sets the expected far end line receive and client receive addresses format reported by the adjacency. Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2, SPAP, or SPAP-2 w/2xOSC is equipped.

Expected Far End See Note 2 Address Format Customer Defined string of up to 64 Facility Identifier characters

Note 1: The Expected Far End Address is controlled by the Expected Far End Address Format selection. If the Expected Far End Address Format is set to NULL, then the Expected Far End Address is disabled; otherwise, it is enabled. Note 2: The Far End Address Format options are: NULL TID-SH-SL-PRT TID-SH-SL-SBSL-PRT

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-227

Comms setting parameters


DCC/GCC support and parameters
Table 1-46 on page 1-228 provides information on GCC support on 40G circuit packs, and Table 1-47 on page 1-228 provides a list of the Lower Layer DCC/GCC parameters.
Lower Layer DCC/GCC parameters

The Lower Layer DCC/GCC option provides a single table which displays the DCC/GCC parameters for any OCn/STMn/OTMn facilities which have a lower layer DCC/GCC provisioned. For more information on GCC support on the circuit packs, refer to GCC support on circuit packs on page 1-228. Use the Add button to provision new DCC/GCC circuits and the Delete button to delete existing DCC/GCC circuits. The Edit button is only enabled for editing the LAPD parameters. When adding a DCC/GCC circuit, consider the following: Each end of the DCC/GCC circuit must be provisioned with the same options. When adding a DCC circuit, the L2 Frame Size and L2 Side Role fields only become available when the LAPD option is selected. Once a new DCC/GCC circuit has been added, an IISIS or OSPF circuit must be added for this port. See IISIS Circuit parameters on page 1-230 and OSPF Circuit parameters on page 1-234. You must delete the IISIS or OSPF circuit for the DCC/GCC circuit before deleting the DCC/GCC circuit. For OTM2 ports, a GCC0 or GCC1 PPP circuit (with IP address of 0.0.0.0) and an associated IISIS or OSPF circuit are automatically created when the OTM2 facility is provisioned if the default auto GCC0 mode or GCC1 mode parameter is set to IISIS or OSPF in the System tab of the Node Information application and if the Shelf IP has been provisioned on the NE. For OTM3 ports (except for OTM3 ports on 40G OCI circuit packs), a GCC0 or GCC1 PPP circuit (with IP address of 0.0.0.0) and an associated IISIS or OSPF circuit are automatically created when the OTM3 facility is provisioned if the default auto GCC0 mode or the GCC1 mode parameter is set to IISIS or OSPF in the System tab of the Node Information application and if the Shelf IP has been provisioned on the NE. Adding or deleting a DCC/GCC entry with its Protocol parameter set to PPP, automatically adds or deletes an associated PPP circuit with IP address of 0.0.0.0.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-228 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

DCC and associated ISIS or OSPF circuits are only supported for OC192/STM64 facilities on the 40G XCIF circuit packs.

Table 1-46 GCC support on circuit packs Circuit Packs 40G OCLD or Wavelength-selective 40G OCLD (Note 1) 40G OCI (Note 2) 40G MUX OCI (Note 3) 40G ULH OCLD (Note 1) 40G XCIF (Note 4) Note 1: Supported on the OTM3 line facility (port 1). Note 2: GCC1 supported on the OTM3 mapping layer facility (port 1). GCC0 supported on the OTM3 client facility (port 1) on the 40/43G OCI and 40G+ CFP OCI circuit packs. Note 3: GCC1 supported on the OTM3 mapping layer facility (port 100) and GCC0 supported on the OTM2 client facilities (ports 1 to 4). Cannot provision OTM3 GCC1 on 40G MUX OCI (NTK525CF variant) if DM is enabled on port 100 OTM3 or TCMCTP, and vice versa. Note 4: Supported on the OTM3 mapping layer facility (port 100). Table 1-47 Lower Layer DCC/GCC parameters Parameter Unit Options OCn/STMn/OTMn ports Description Addable/ Editable GCC0 X X X X X X X GCC1

Displays all the provisioned OCn/STMn/OTMn ports Yes and their DCC/GCC settings OCn/STMn/OTMn Ports are displayed in the following format: OCn/STMn/OTMn-shelf- slot-port.

Carrier Operation Carrier Protocol

Section/RS, line/MS, Selects the carrier for the Section/ DCC, line DCC GCC0, GCC1 and GCC circuit, or GCC0 or GCC1 Section/RS, line/MS, Displays the status of the DCC/GCC circuit. GCC0, GCC1, Disconnected LAPD, NDP, PPP, Transparent

Yes No

Only PPP or NDP is supported for OTMn GCC ports Yes or No depends and LAPD and Transparent options are disabled. For OC192/STM64 on 40G XCIF, select the LAPD on facility or PPP radio button to set the protocol of the DCC and carrier circuit (PPP or LAPD).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-229 Table 1-47 (continued) Lower Layer DCC/GCC parameters Parameter Options Description Addable/ Editable

L2 Frame Size 512 to 1492 (default 1304)

Sets the LAPD frame size (only applicable to LAPD). Yes CAUTION Each end of the DCC circuit must be provisioned with the same LAPD frame size. Defaults on different equipment types may be different.

L2 Side Role Operation L2 Side Role FCS Mode

Automatic Network, User, Disconnected

Displays the LAPD link mode (only applicable to LAPD).

No

Displays the availability of L2 side role when adding No a DCC/GCC circuit (only applicable to LAPD). Yes

16 bit (default), 32 bit Sets the frame check sequence (FCS) mode. Only applicable to the PPP protocol when the carrier is Section/RS or line/MS. MCN (default) Indicates the communications network domain.

Network Domain

No

IISIS parameters
Table 1-48 on page 1-230 provides a list of the IISIS Router parameters and Table 1-49 on page 1-231 provides a list of the IISIS Circuit parameters.
IISIS Router parameters

The IISIS Router option has two tables. The upper Router table displays information about the IISIS router. Use the Add button to add an IISIS router (only one allowed). Use the Delete button to delete the existing IISIS router. The lower Redistribution table displays information about the redistribution lists provisioned for the IISIS router. Use the Add button to add IISIS redistribution list parameters. Use the Delete button to delete a redistribution list. Attention: When re-adding an IISIS router, you must perform a cold restart of the shelf processor (SP) for the changes to be implemented. The cold restart is not required if adding the IISIS router for the first time.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-230 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-48 IISIS Router parameters Parameter Router table Router Level L1 Priority Level 1 1 to 127 (default 64) 1 to 127 (default 64) Sets the IISIS router level. Level 2 not supported in this No release, option is always disabled. Sets the level 1 router priority. The L1 router assigned Yes the highest priority becomes the L1 designated router for that LAN segment. Sets the level 2 router priority. The L2 router assigned No the highest priority becomes the L2 designated router for that LAN segment. Not supported in this release, option is disabled. Route On (default), Off Summarization Redistribution table Sets the IISIS router distribution list entries for the Route OSPF selected IISIS router. Redistribution/ Distribution, Static Distribution List (default) IP Subnet Subnet Mask Metric Metric Type Standard dot notation Standard dot notation 1 to 63 Yes Sets whether routes (Off) or route summaries (On) are Yes redistributed. Options Description Addable/ Editable

L2 Priority

Sets the IP subnet address of the distribution list entry Yes for the selected IISIS router. Sets the subnet mask of the distribution list entry for the Yes selected IISIS router. Sets the metric (cost) of the distribution list entry for the Yes selected IISIS router.

External (default), Sets the metric type of the distribution list entry for the Yes Internal selected IISIS router. IISIS Circuit parameters

The IISIS Circuit option has a single table. Use the Add button to provision new IISIS circuits and the Delete button to delete existing IISIS circuits. You must create an IISIS circuit on each provisioned interface you want IISIS to run on. When provisioning both GCC0 and GCC1 with default IISIS metrics on a shelf, Comms over GCC1 is preferred as opposed to GCC0.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-231 Table 1-49 IISIS Circuit parameters Parameters Unit Options OCn/STMn/OTMn ports Description Displays the available ports for an IISIS circuit. OCn/STMn/OTMn ports are displayed in the following format: OCn/STMn/OTMn-shelf-slot-port Only OCn/STMn/OTMn ports with lower layer DCC/GCC0/GCC1 provisioned are available for selection. Carrier Section/RS, line/MS, Displays the DCC channel used, section/RS, Yes GCC0, GCC1 line/MS, GCC used, GCC0 or GCC1 (options available depend on circuit pack type and function). 1 to 63 Sets the circuit default metric used to calculate the best route. Default as follows: OCn/STMn/OTMn ports with line/MS DCC/GCC0/GCC1 provisioned: 5 OCn/STMn ports with Section/RS DCC provisioned: 6 Select a higher value for a slower circuit. Level 2 Only On, Off (default) Sets the status of level 2 only routing on the IISIS circuit. Not supported in this release, On option is always disabled. 3 Way Handshake On, Off (default) Sets the status of 3-way handshaking on the IISIS circuit. Not supported in this release, On option is always disabled. No No Yes Addable/ Editable Yes

Circuit Default Metric

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-232 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-49 (continued) IISIS Circuit parameters Parameters Neighbour Protocols Supported Override Options Description Addable/ Editable

Off (default), IP, OSI, Select the override for the neighbour router protocols Yes IP and OSI (overrides what the router advertises). Note 1: OSI is only valid if LAPD is selected. Note 2: When provisioning an IISIS circuit on an ILAN port, you must ensure that neighbour protocol supported override parameter is set to Off. Note 3: When provisioning an IISIS circuit on an optical DCC port connected to OSI managed network elements (for example, Optical Metro 3000 and Optical Metro 4000), you must ensure that neighbour protocol supported override parameter is set to OSI. Note 4: When provisioning an IISIS circuit on an optical DCC port connected to another 6500 network element, you must ensure that neighbour protocol supported override parameter is set to Off. Note 5: The IP and IP and OSI options are not supported.

OSPF parameters
Table 1-50 on page 1-233 provides a list of the OSPF Router parameters and Table 1-51 on page 1-234 provides a list of the OSPF Circuit parameters.
OSPF Router parameters

The OSPF Router option has two tables. The upper Router table displays information about the OSPF router. Use the Add button to add an OSPF router. Use the Delete button to delete an existing OSPF router. The lower Redistribution table displays information about the redistribution lists provisioned for the OSPF router. Use the Add button to add OSPF redistribution list parameters. Use the Delete button to delete a redistribution list.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-233 Table 1-50 OSPF Router parameters Parameter Router OSPF Router Id Link State Standard dot notation External (default), Router, Summary Sets the router ID for the OSPF. It is recommended that the SHELF address (if provisioned) is used as the OSPF Router Id. Sets the type of link state announcement used. This parameter is not used and can be left at the default value (External). Sets whether routes (Off) or route summaries (On) are redistributed. Yes Yes Yes Options Description Addable/ Editable

Route ON (default), OFF Summarization Autonomous ON (default), OFF System Border Router

Sets the autonomous system border router (ASBR). Yes ASBR identifies whether an OSPF router can accept input (route redistribution) from another autonomous system such as IISIS, or static routes.

ATTENTION
It is recommended to keep the ASBR on its default value (ON). If the ASBR is turned off, it will prevent route redistribution into OSPF. Redistribution Route IISIS Distribution, Redistribution/ Static Distribution List (default) IP Subnet Subnet Mask Metric Metric Type Standard dot notation Standard dot notation 1 to 65535 External (default), Internal Sets the origin of the route(s) to be redistributed. Yes

Sets the IP subnet address for redistribution. Sets the subnet mask for redistribution. Sets the metric for redistribution. Sets the metric type for redistribution.

Yes Yes Yes Yes

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-234 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs OSPF Circuit parameters

The OSPF Circuit option has two tables: The upper table displays information about the OSPF circuit. Use the Add button to add an OSPF circuit. Use the Delete button to delete an existing OSPF circuit. The lower Area List table displays information about the area lists provisioned for the OSPF circuit. Area lists are not supported in this release and the table will always be empty. The area list fields and the Enter and Delete buttons on the Add OSPF Circuit Parameters dialog box are disabled.
Table 1-51 OSPF Circuit parameters Parameter Unit Carrier Options OCn/STMn/OTMn ports Description Displays the OCn/STMn/OTMn ports available for OSPF. Addable/ Editable Yes Yes

Section/RS, line/MS, Sets the DCC/GCC on the OCn/STMn/OTMn port GCC0, GCC1 for the OSPF circuit. Only applicable to OCn/STMn/OTMn ports.

Network Area Cost

Standard dot notation Sets the area (defaults to backbone area of 0.0.0.0). Yes 1 to 65534 (default 10) Sets the cost of the route (reflects speed of interface). Defaults as follows: GCC0/1: 75 section/RS DCC: 520 line/MS DCC: 174 Yes

Area Default Cost Dead Interval

1 to 16777215 (default 1) 1 to 65535 (default 40) 1 to 65535 (default 10) 1 to 3600 (default 5)

Sets the cost of the route to the next area. Note: It is not supported in this release.

No

Sets the interval (in seconds) at which hello packets Yes must not be seen before neighbors declare the router down. Sets the interval (in seconds) between the hello packets that the router sends on the interface. Sets the interval (in seconds) required between link-state advertisement retransmissions. Note: It is not supported in this release. Sets the estimated time (in seconds) it takes to transmit a link state update packet over this interface. Note: It is not supported in this release. Yes No

Hello Interval Retransmit Interval Transmit Delay

1 to 3600 (default 1)

No

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-235 Table 1-51 (continued) OSPF Circuit parameters Parameter Priority Options 0 to 255 (default 1) Description Addable/ Editable

Yes Sets the router priority value used in multi-access networks for the election of the designated router (0 indicates that router is not eligible to become designated router). Sets whether the router is in a not so stubby area Yes (NSSA) or stub area. NSSA and Stub not supported in this release. No

Area

Off (default), NSSA, Stub

Area Virtual Link

Standard dot notation Sets the IP address of the OSPF router id designated as a virtual interface. Note: It is not supported in this release.

Password On, Off (default) Authentication

Sets whether password authentication is performed Yes on the OSPF circuit. If On is selected, the password on the neighbor must match this password to form an adjacency. Sets the password if password authentication is selected. Characters can be any combination of upper case, lower case, numbers, or special characters. Sets whether opaque link state advertisement performs on the OSPF circuit. Yes

Circuit Password

Character string (1 to 8 characters)

Opaque Link On (default), Off State Advertisement Passive OSPF On, Off (default) Circuit Area List IP Subnet Subnet Mask Result

Yes

Determines whether OSPF adjacency loss should Yes be detected. If set to On, OSPF adjacency loss will be ignored. No No

Standard dot notation Sets the IP subnet address of the OSPF area. Not supported in this release, field is disabled. Standard dot notation Sets the subnet mask of the OSPF area. Not supported in this release, field is disabled.

Displays the OPSF areas entered in the area list. Up No to 10 OSPF area ranges can be configured. Not supported in this release, field is disabled.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-236 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Ring APS configuration editor parameters


Table 1-52 on page 1-236 details the parameters associated with the Ring APS configuration editor application for BLSR/MS-SPRing rings for OC-192/STM-64 facilities on 40G XCIF circuit packs.
Table 1-52 Ring APS configuration editor parameters for 40G XCIF circuit packs Parameter Options Description Displays the name of the configuration file associated with the currently displayed ring.

Configuration file A character string name Ring name Ring type

Up to 40 characters Sets the ring name. The name cannot include the backslash (\) and double quote () characters. 2 Fiber Sets the ring type. Note: Only 2-Fiber BLSR/MS-SPRing is supported on 40G XCIF circuit packs.

View ordered as All the nodes in the Sets the order in which the nodes of the selected ring appear in provisioned data ring the Nodes area. The connections are shown from the point of on view of the node selected from the drop-down list, with the selected node at the top of the Nodes area. If a node does not have a node identifier, only the APS ID appears in the drop-down list. The second node is the node connected to the east facility. If the facility AIDs is not specified for the first node, then the second node can be any of the two nodes connected to the first node (a warning message appears at the bottom of the window indicating that the list of nodes may not correspond to the order that will be used at provisioning time). Both AIDs must be specified before the node can be considered for provisioning. Nodes Displays a selectable graphical representation of the nodes configured in the ring with their facility interconnections. The nodes in the Nodes area are organized as set using the View ordered as provisioned data on drop-down list. The grey blocks in the center column of the Nodes area represent the nodes in the ring. Each rectangular block includes the node type, node name, and automatic protection switch identifier (APS ID) associated with the protection group on the node. The facility identifiers for the facilities used by each node for ring connectivity are depicted by white blocks on either side of node and include the port orientation and facility identifier. The first node in the Nodes area is connected to the last node.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-237 Table 1-52 (continued) Ring APS configuration editor parameters for 40G XCIF circuit packs Parameter Node type Options DX HDX OM3500 6100 6500 Unknown Node Up to 20 alphanumeric characters 0 to 15 for 16-node rings 0 to 23 for 24-node rings Sets the node name. Description Sets the node type.

APS ID

Sets the APS identifier. 24-node 2-Fiber BLSR/MS-SPRing configurations are supported only on the following circuit packs: 1xOC-192/STM-64 DWDM AM1/AM2, (2+8)xOC-n/STM-n (OC-192/STM-64 line rate only), and 40G XCIF. 24-node 4-Fiber BLSR/MS-SPRing/HERS configurations are supported only at the OC-192/STM-64 line rate, and only on the following circuit packs: 1xOC-192/STM-64 DWDM AM1/AM2 and (2+8)xOC-n/STM-n.

East facility linked to:

Alphanumeric string

Sets the East facility (BLSR/MS-SPRing working member of a 2-fiber group) linked to the next node (appears on right side of node in Node area). When there is no node in the configuration, the linked to: field shows Next node. Note: Applicable when the Ring type selected is 2 Fiber.

West facility linked to:

Alphanumeric string

Sets the West facility (BLSR/MS-SPRing protection member of a 2-fiber group) linked to the previous node (appears on left side of node in Node area). When there is no node in the configuration, the linked to: field shows Previous node. Note: Applicable when the Ring type selected is 2 Fiber.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-238 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Transponder connections parameters


The following tables detail the 40G and 40G ULH circuit pack parameters associated with the Transponder Connections Site Manager application.
Table 1-53 Transponder Connections application parameters for 40G and 40G ULH circuit packs Parameter Connection ID Description The connection identifier string is used to identify a provisioned transponder connection. The transponder connection ID can contain a maximum of 64 characters, with the exception of the \, , and % characters. This release only supports a connection identifier for: ODU2 connections on 40G MUX OCI circuit packs ODU3 connections on 40G OCLD, Wavelength-Selective 40G OCLD, 40G UOCLD, 40G OCI, 40G+ CFP OCI, 40/43G OCI, and 40G MUX OCI circuit packs Rate Select the rate as ODU3 for all 40G and 40G ULH circuit packs. (This is the only connection rate supported on 40G and 40G ULH circuit packs when manually adding connections.) Select the connection type as 2WAY (Bidirectional) for all 40G and 40G ULH circuit packs. (This is the only connection type supported on 40G and 40G ULH circuit packs.) Select the Equipment and Facility for the From and To endpoints as required. Refer to Table 1-54 on page 1-239 for details.

Type

From and To panels

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-239 Table 1-54 Equipment and facility parameters for transponder connections for 40G and 40G ULH circuit packs Rate Equipment Facility/channel OTM3-shelf#-slot#-port# Parameter values shelf# = 1 to 254 slot# = 1 to 2 for 2-slot Optical Type 2 shelf (40G OCLD C-Band and L-Band only) slot# = 1 to 7 for 7-slot shelf slot# = 1 to 14 for 14-slot shelf (except in slots 7 and 8 of the 14-slot packet-optical shelf) slot# = 1-8, 11-18, 21-28, and 31-38 for 32-slot shelf port# = 1 40G UOCLD circuit packs ODU3 40GUOCLD-shelf#-slot# OTM3-shelf#-slot#-port# shelf# = 1 to 254 slot# = 1, 2, 3, 5 for 7-slot shelf (MOTRs and non-mixed regens) slot# = 2, 3, 5, 9, 10, 11, 13 for 14-slot shelf (MOTRs and non-mixed regens) slot# = 1, 2, 3, 5, 7, 11, 13, 14, 15, 17, 21, 22, 23, 25, 27, 31, 33, 34, 35, 37 for 32-slot shelf (MOTRs and non-mixed regens) port# = 1 40G OCI and 40/43G OCI circuit packs ODU3 40GOCI-shelf#-slot# OTM3-shelf#-slot#-port# shelf# = 1 to 254 slot# = 1 to 7 for 7-slot shelf slot# = 1 to 14 for 14-slot shelf (except in slots 7 and 8 of the 14-slot packet-optical shelf) slot# = 1-8, 11-18, 21-28, and 31-38 for 32-slot shelf port# = 1

40G OCLD (C-Band and L-Band) and Wavelength-Selective 40G OCLD circuit packs ODU3 40GOCLD-shelf#-slot#

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-240 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-54 (continued) Equipment and facility parameters for transponder connections for 40G and 40G ULH circuit packs Rate Equipment Facility/channel OTM3-shelf#-slot#-port# Parameter values shelf# = 1 to 254 slot# = 1 to 2 for 2-slot Optical Type 2 shelf slot# = 1 to 6 for 7-slot shelf slot# = 1 to 14 for 14-slot shelf (except in slots 7 and 8 of the 14-slot packet-optical shelf) slot# = 1-8, 11-18, 21-28, and 31-38 for 32-slot shelf port# = 1 40G MUX OCI circuit packs ODU3 40GMUX-shelf#-slot# OTM3-shelf#-slot#-port# shelf# = 1 to 254 slot# = 1 to 2 for 2-slot Optical Type 2 shelf slot# = 1 to 7 for 7-slot shelf slot# = 1 to 14 for 14-slot shelf (except in slots 7 and 8 of the 14-slot packet-optical shelf) slot# = 1-8, 11-18, 21-28, and 31-38 for 32-slot shelf port# = 100

40G+ CFP OCI circuit packs ODU3 PCFP-shelf#-slot#

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-241 Table 1-54 (continued) Equipment and facility parameters for transponder connections for 40G and 40G ULH circuit packs Rate Equipment Facility/channel OTM3-shelf#-slot#-port# Parameter values shelf# = 1 to 254 slot# = 2, 4, 6, 10, 12, and 14 for 14-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 9, and 14 for 14-slot shelf when mated with 40G UOCLD slot# = 2, 4, 6, 8, 12, 14, 16, 18, 22, 24, 26, 28, 32, 34, 36, and 38 for 32-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 13, 18, 21, 26, 33 and 38 for 32-slot shelf when mated with 40G UOCLD port# = 100

40G XCIF circuit packs ODU3 40GXCIF-shelf#-slot#

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-242 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

Path connections parameters


The following tables detail the 40G XCIF circuit pack parameters associated with the Path Connections Site Manager application.
Table 1-55 Path Connections application parameters for 40G XCIF circuit packs Parameter Description

Selectable parameters Connection ID Enter the connection identifier string used to identify a provisioned path connection. The path connection ID can contain a maximum of 64 characters, with the exception of the \, , and % characters. Note: Support for 64 characters connection IDs is only supported from ONM Release 6.0 onwards. Rate Select the rate as defined as follows: SONET: STS1, STS3c, STS12c, STS24c, STS48c, or STS192c. SDH: VC3, VC4, VC4-4c, VC4-8c, VC4-16c, or VC4-64c Type Select the type as defined as follows: 1WAY (Unidirectional) 1WAYPR (Unidirectional Path Ring) 2WAY (Bidirectional) 2WAYPR (Bidirectional Path Ring) 2WAYDPR (Dual Bidirectional Path Ring) Refer to Table 1-56 on page 1-243. From and To panels Select the Equipment and Facility for the From or To panels as required. Refer to Table 1-57 on page 1-244. BLSR/MSSPRing Endpoints Switch Mate Destination Mate Select the starting endpoint (End NE A) and finishing endpoint (End NE Z) of the path for BLSR/MS-SPRing connections. Note: Only applicable to OC-192/STM-64 ports. Select the Switch Mate when creating 1WAYPR, 2WAYPR, or 2WAYDPR connections. Refer to Table 1-56 on page 1-243. Select the Destination Mate when making 2WAYDPR connections. Refer to Table 1-56 on page 1-243. The 2WAYDPR connection type is used for interconnecting UPSR/SNCP traffic. The From and Switch Mate parameters apply to one UPSR/SNCP endpoint, and the To and Destination Mate parameters apply to the other UPSR/SNCP endpoint(s). AU3 and/or AU4 mapping radio buttons For VC3 connection rates on SDH ports, you must select the type of connection mapping as AU3 or AU4 to determine the High Order container.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-243 Table 1-55 (continued) Path Connections application parameters for 40G XCIF circuit packs Parameter Timeslot numbers (STS/VC) Description Each signal type requires that you assign a timeslot number to each parameter in that signal type. You must enter a time slot number for the STS/VC. Site Manager automatically populates the available STS/VC parameter fields when you select the Rate and Type.

Table 1-56 Path connection types for 40G XCIF circuit packssupported From, To, Switch Mate, and Destination Mate instances Path connection type 1WAY 1WAYPR 2WAY 2WAYPR 2WAYDPR From, Switch Mate OC192/STM64 OC192/STM64 OC192/STM64 OC192/STM64 OC192/STM64 To, Destination Mate OC192/STM64 OC192/STM64 OC192/STM64 OC192/STM64 OC192/STM64

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-244 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-57 Equipment and facility parameters for path connections for 40G XCIF circuit packs Rate STS1/VC3 Equipment 40GXCIF-shelf# -slot# Facility/channel OC192-shelf#-slot#-port#-sts# Parameter values shelf# = 1 to 254

40G XCIF circuit packs (Note) STM64-shelf#-slot#-port#-J#-K# slot# = 2, 4, 6, 10, 12, and 14 for 14-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 9, and 14 for 14-slot shelf when mated with 40G UOCLD slot# = 2, 4, 6, 8, 12, 14, 16, 18, 22, 24, 26, 28, 32, 34, 36, and 38 for 32-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 13, 18, 21, 26, 33 and 38 for 32-slot shelf when mated with 40G UOCLD port# = 1 to 4 sts# = 1 to 192 J# (AU4) = 1 to 64 K# (TUG-3) = 1 to 3

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-245 Table 1-57 (continued) Equipment and facility parameters for path connections for 40G XCIF circuit packs Rate STS3c/VC4 Equipment 40GXCIF-shelf#-slot# Facility/channel OC192-shelf#-slot#-port#-sts# STM64-shelf#-slot#-port#-J# Parameter values shelf# = 1 to 254 slot# = 2, 4, 6, 10, 12, and 14 for 14-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 9, and 14 for 14-slot shelf when mated with 40G UOCLD slot# = 2, 4, 6, 8, 12, 14, 16, 18, 22, 24, 26, 28, 32, 34, 36, and 38 for 32-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 13, 18, 21, 26, 33 and 38 for 32-slot shelf when mated with 40G UOCLD port# = 1 to 4 sts# = 1, 4, 7, 10, ..., 190 J# (AU4) = 1 to 64

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-246 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-57 (continued) Equipment and facility parameters for path connections for 40G XCIF circuit packs Rate STS12c/ VC4-4c Equipment 40GXCIF-shelf#-slot# Facility/channel OC192-shelf#-slot#-port#-sts# STM64-shelf#-slot#-port#-J# Parameter values shelf# = 1 to 254 slot# = 2, 4, 6, 10, 12, and 14 for 14-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 9, and 14 for 14-slot shelf when mated with 40G UOCLD slot# = 2, 4, 6, 8, 12, 14, 16, 18, 22, 24, 26, 28, 32, 34, 36, and 38 for 32-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 13, 18, 21, 26, 33 and 38 for 32-slot shelf when mated with 40G UOCLD port# = 1 to 4 sts# = 1, 13, 25, 37, ... ,181 J# (AU4) = 1, 5, 9, 13, ..., 61

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-247 Table 1-57 (continued) Equipment and facility parameters for path connections for 40G XCIF circuit packs Rate STS24c/ VC4-8c Equipment 40GXCIF-shelf#-slot# Facility/channel OC192-shelf#-slot#-port#-sts# STM64-shelf#-slot#-port#-J# Parameter values shelf# = 1 to 254 slot# = 2, 4, 6, 10, 12, and 14 for 14-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 9, and 14 for 14-slot shelf when mated with 40G UOCLD slot# = 2, 4, 6, 8, 12, 14, 16, 18, 22, 24, 26, 28, 32, 34, 36, and 38 for 32-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 13, 18, 21, 26, 33 and 38 for 32-slot shelf when mated with 40G UOCLD port# = 1 to 4 sts# = 1, 25, 49, 73, ..., 169 J# (AU4) = 1, 9, 17, 25, ..., 57

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-248 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs Table 1-57 (continued) Equipment and facility parameters for path connections for 40G XCIF circuit packs Rate STS48c/ VC4-16c Equipment 40GXCIF-shelf#-slot# Facility/channel OC192-shelf#-slot#-port#-sts# STM64-shelf#-slot#-port#-J# Parameter values shelf# = 1 to 254 slot# = 2, 4, 6, 10, 12, and 14 for 14-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 9, and 14 for 14-slot shelf when mated with 40G UOCLD slot# = 2, 4, 6, 8, 12, 14, 16, 18, 22, 24, 26, 28, 32, 34, 36, and 38 for 32-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 13, 18, 21, 26, 33 and 38 for 32-slot shelf when mated with 40G UOCLD port# = 1 to 4 sts# = 1, 49, 97, 145 J# (AU4) = 1, 17, 33, 49 STS192c/ VC4-64c 40GXCIF-shelf#-slot# OC192-shelf#-slot#-port# STM64-shelf#-slot#-port# shelf# = 1 to 254 slot# = 2, 4, 6, 10, 12, and 14 for 14-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 9, and 14 for 14-slot shelf when mated with 40G UOCLD slot# = 2, 4, 6, 8, 12, 14, 16, 18, 22, 24, 26, 28, 32, 34, 36, and 38 for 32-slot shelf when mated with 40G OCLD or Wavelength-Selective 40G OCLD slot# = 1, 6, 13, 18, 21, 26, 33 and 38 for 32-slot shelf when mated with 40G UOCLD port# = 1 to 4

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

40G, OSIC, SLIC10, and SLIC10 Flex circuit packs 1-249 Table 1-57 (continued) Equipment and facility parameters for path connections for 40G XCIF circuit packs Rate Equipment Facility/channel Parameter values

Note: For 2-Fiber BLSR/MS-SPRing, you can provision channels (STS#/J#) 1 to 96 (SONET) or 1 to 32 (SDH) for OC-192/STM-64 facilities only as working channels. Channels 97 to 192 (SONET) or 33 to 64 (SDH) for OC-192/STM-64 facilities are protection channels or can be used to carry extra traffic.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

1-250 40G, OSIC, SLIC10, and SLIC10 Flex circuit packs

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-1

100G circuit packs


This chapter provides an overview of the 6500 Packet-Optical Platform (6500) 100G circuit packs and their associated procedures. See Table 2-1 on page 2-1 for different circuit packs covered in this chapter.
Table 2-1 100G circuit packs in this chapter Topic 100G OCLD (NTK539TxE5), Flex2 WaveLogic 3 OCLD (NTK539Bx), and 100G WaveLogic 3 OCLD (NTK539Ux) circuit packs 100G OCI circuit packs (NTK529AAE5 and NTK529AC) 100G MUX circuit packs (NTK529BAE5 and NTK529BBE5) Page 2-1

2-

2-61 2-83

100G OCLD (NTK539TxE5), Flex2 WaveLogic 3 OCLD (NTK539Bx), and 100G WaveLogic 3 OCLD (NTK539Ux) circuit packs Overview
The eDC100G OCLD 1xOTU4 DWDM circuit pack (also referred to as 100G OCLD circuit pack), Flex2 WaveLogic 3 OCLD 1xOTU4 DWDM circuit pack (also referred to as Flex2 WaveLogic 3 OCLD circuit pack), and 100G WaveLogic 3 OCLD 1xOTU4 DWDM circuit pack (also referred to as 100G WaveLogic 3 OCLD circuit pack) are used to implement mapping/wrapping functionality to a G.709 DWDM line. The 100G OCLD, Flex2 WaveLogic 3 OCLD, and 100G WaveLogic 3 OCLD include a single 100G C-band tunable OTU4 DWDM line interface. Table 2-2 on page 2-2 shows 100G OCLD, Flex2 WaveLogic 3 OCLD, and 100G WaveLogic 3 OCLD circuit pack variants and some of their functions.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-2 100G circuit packs Table 2-2 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD circuit packs Circuit pack variant PEC Reach PMD Mode of operation

100G OCLD circuit packs eDC100G OCLD Enh PMD Extended Reach C-Band 1xOTU4 DWDM (Note 1) eDC100G OCLD Enh PMD C-Band 1xOTU4 DWDM (Note 1) eDC100G OCLD C-Band 1xOTU4 DWDM eDC100G OCLD Regional C-Band 1xOTU4 DWDM eDC100G OCLD Metro C-Band 1xOTU4 DWDM NTK539TJE5 1600+ Km NTK539TAE5 1000+ Km NTK539TBE5 1000+ Km 20 ps PMD limit 20 ps PMD limit 10 ps PMD limit DP-QPSK DP-QPSK DP-QPSK DP-QPSK DP-QPSK DP-QPSK

NTK539TCE5 up to 600 Km 8 ps PMD limit NTK539TDE5 up to 300 Km 8 ps PMD limit 20 ps PMD limit

eDC100G OCLD Submarine C-Band 1xOTU4 NTK539TEE5 Submarine DWDM reach 100G WaveLogic 3 OCLD circuit packs (Note 2) 100G WaveLogic 3 OCLD Enh PMD with EDFA 1xOTU4 C-Band 100G WaveLogic 3 OCLD Long Haul with EDFA 1xOTU4 C-Band 100G WaveLogic 3 OCLD Regional with EDFA 1xOTU4 C-Band 100G WaveLogic 3 OCLD Metro with EDFA 1xOTU4 C-Band 100G WaveLogic 3 OCLD Submarine with EDFA 1xOTU4 C-Band NTK539UA NTK539UB NTK539UC NTK539UD NTK539UE

up to 1800 Km 30 ps PMD limit application10 ps PMD specific reach limit up to 1000 Km 10 ps PMD limit up to 300 Km 10 ps PMD limit Submarine reach 50 ps PMD limit

DP-QPSK DP-QPSK DP-QPSK DP-QPSK DP-QPSK DP-QPSK

100G WaveLogic 3 OCLD Premium Long Haul NTK539UH with EDFA 1xOTU4 C-Band

application50 ps PMD specific reach limit

Flex2 WaveLogic 3 OCLD circuit packs (Note 3, Note 4, and Note 5) Flex2 WaveLogic 3 OCLD Long Haul with EDFA 1xOTU4 C-Band NTK539BB application10 ps PMD specific reach limit DP-BPSK and DP-QPSK

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-3 Table 2-2 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD circuit packs Circuit pack variant Flex2 WaveLogic 3 OCLD Submarine with EDFA 1xOTU4 C-Band PEC NTK539BE Reach Submarine reach PMD 50 ps PMD limit Mode of operation DP-BPSK and DP-QPSK DP-BPSK and DP-QPSK

Flex2 WaveLogic 3 OCLD Premium Long Haul NTK539BH with EDFA 1xOTU4 C-Band

application50 ps PMD specific reach limit

Note 1: The NTK539TJE5 is a high performance version of the NTK539TAE5 circuit pack providing in excess of 50% increase in reach. The performance improvement comes from lower Rx OSNR and enhanced system level control via sub-carrier power imbalance control to equalize performance of the two sub-carriers. The control loop monitors the Rx for each sub-carrier and tries to achieve equal performance for both sub-carriers by adjusting the Tx power of each of the sub-carriers. Note 2: The 100G WaveLogic 3 OCLD circuit packs (NTK539Ux) support similar features provided by the 100G OCLD circuit packs (NTK539TxE5) and also provide increased reach, PMD robustness, higher shelf density, lower latency, and colorless networking support. Note 3: The Flex2 WaveLogic 3 OCLD circuit packs (NTK539Bx) support similar features provided by the 100G WaveLogic 3 OCLD circuit packs (NTK539Ux) and add the support for provisionable modulation format allowing DP-QPSK and DP-BPSK modes of operation (versus 100G WaveLogic 3 OCLD circuit packs which only allow DP-QPSK mode of operation). Leveraging the extra coding gain of the Flex2 WaveLogic 3 OCLD DP-BPSK modulation format, a line complex consisting of side-by-side mated Flex2 WaveLogic 3 OCLD circuit packs running in DP-BPSK modulation format is able to provide a 100G line (2x50G channels, also referred to as 2C-BPSK) with distance reach beyond 6000 km for submarine and terrestrial applications. Note 4: Two Flex2 WaveLogic 3 OCLD circuit packs with Equipment Profile set to 2xBPSK100G form a 100G 2C-BPSK Flex2 WaveLogic 3 circuit pack group to provide a 100G BPSK OCLD interface. The left slot Flex2 WaveLogic 3 OCLD circuit pack is called the Prime circuit pack, the right slot Flex2 WaveLogic 3 OCLD circuit pack is called the Member circuit pack. The following pairings are supported: (NTK539BH + NTK539BH), (NTK539BH + NTK539BB), (NTK539BB + NTK539BB), and (NTK539BE + NTK539BE). Note 5: The Flex2 WaveLogic 3 OCLD circuit packs (NTK539Bx) only operate with Release 9.21 or later software loads.

Figure 2-1 on page 2-4 shows the faceplate of a 100G OCLD circuit pack. Figure 2-2 on page 2-5 shows the faceplate of a 100G WaveLogic 3 OCLD circuit pack. Figure 2-3 on page 2-6 shows the faceplate of a Flex2 WaveLogic 3 OCLD circuit pack. Figure 2-4 on page 2-7 shows the functional block diagram of a 100G OCLD circuit pack. Figure 2-5 on page 2-8 shows the functional block diagram of a 100G WaveLogic 3 OCLD circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-4 100G circuit packs

Figure 2-6 on page 2-9 shows the functional block diagram of a Flex2 WaveLogic 3 OCLD circuit pack (NTK539Bx variants).

Figure 2-1 100G OCLD circuit pack faceplate


Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off

eDC100G OCLD Enh PMD C-Band 1xOTU4 DWDM

Yellow circle (LOS) - Used to communicate Rx Loss of Signal Transmit/receive fixed dual LC connector

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-5 Figure 2-2 100G WaveLogic 3 OCLD circuit pack faceplate

Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off

Transmit/receive fixed dual LC connector

Yellow circle (LOS) - Used to communicate Rx Loss of Signal

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-6 100G circuit packs Figure 2-3 Flex2 WaveLogic 3 OCLD circuit pack faceplate

Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off

Transmit/receive fixed dual LC connector

Yellow circle (LOS) - Used to communicate Rx Loss of Signal

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-7 Figure 2-4 100G OCLD circuit pack block diagram (NTK539TxE5)

Left Mate

Transmit Line Mapper and Deskew

100G E/O DP-QPSK Tx Subsystem

Backplane

Ciena FEC Backplane Interface

EOC

Laser

Receive Equalizer and Demapper

100G O/E DP-QPSK Rx Subsystem

EDFA VOA

Right Mate

Processor Module

Sync

Power Supply

Legend EDFA Erbium Doped Fiber Amplifier E/O Electrical/Optical EOC Electro-Optical Control FEC Forward Error Correction O/E Optical/Electrical DP-QPSK Dual Polarization Quad Phase Shift Keying VOA Variable Optical Attenuator

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-8 100G circuit packs Figure 2-5 100G WaveLogic 3 OCLD circuit pack block diagram (NTK539Ux)

Left Mate

Transmit Line Mapper and Deskew

100G E/O DP-QPSK Tx Subsystem

EDFA

Backplane

Ciena FEC Backplane Interface

EOC

Laser

Receive Equalizer and Demapper

100G O/E DP-QPSK Balanced Pin Coherent Rx Subsystem

VOA

Right Mate

Processor Module

Sync

Power Supply

Legend E/O EDFA EOC FEC O/E DP-QPSK VOA Electrical/Optical Erbium Doped Fiber Amplifier Electro-Optical Control Forward Error Correction Optical/Electrical Dual Polarization Quad Phase Shift Keying Variable Optical Attenuator

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-9 Figure 2-6 Flex2 WaveLogic 3 OCLD circuit pack block diagram (NTK539Bx)

Left Mate

Transmit Line Mapper and Deskew

E/O Flex Tx Subsystem

EDFA

Backplane

Ciena FEC Backplane Interface

EOC

Laser

Receive Equalizer and Demapper

O/E Flex Balanced Pin Coherent Rx Subsystem

VOA

Right Mate

Processor Module

Sync

Power Supply

Legend E/O EDFA EOC FEC O/E VOA Electrical/Optical Erbium Doped Fiber Amplifier Electro-Optical Control Forward Error Correction Optical/Electrical Variable Optical Attenuator

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-10 100G circuit packs

Figure 2-7 on page 2-11 to Figure 2-15 on page 2-19 show which configurations can be formed using 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD circuit packs in conjunction with 10x10G MUX, 10x10GE MUX, 100GE OCI, 100G OCI, or another 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit pack: unprotected optical muxponders (unprotected 100G MOTRs) for various service aggregations (Figure 2-7 on page 2-11 to Figure 2-10 on page 2-14) optical transponders (100G OTRs) (Figure 2-11 on page 2-15 and Figure 2-12 on page 2-16) (not supported for Flex2 WaveLogic 3 OCLD circuit packs when mating with 100GE OCI circuit packs) regenerators (Figure 2-13 on page 2-17 and Figure 2-14 on page 2-18) 1+1 TPT client-side protected optical muxponders (protected 100G MOTRs) (Figure 2-15 on page 2-19)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-11 Figure 2-7 100G MOTR configurations using 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit packs with 10x10GE MUX circuit packs (Flex2 WaveLogic 3 OCLD circuit pack in QPSK modulation format)
10G service aggregation
OTU4

GbE aggregation Up to 10 times


G.709 OTU4 Line 10GbE LAN PHY OTU4

10x10GE MUX/ 100G OCLD or 10x10GE MUX/ 100G WaveLogic 3 OCLD or 10x10GE MUX/ Flex2 WaveLogic 3 OCLD Various service aggregation Up to 10 times

Note: The Flex2 WaveLogic 3 OCLD circuit packs must be in QPSK modulation format.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

10GbE LAN PHY

G.709 OTU4 Line

10G Client

10G Client

L2 MOTR

GbE FLEX MOTR

10x10GE MUX/ 100G OCLD or 10x10GE MUX/ 100G WaveLogic 3 OCLD or 10x10GE MUX/ Flex2 WaveLogic 3 OCLD

OTU4

G.709 OTU4 Line

10G Client

Various

10x10GE MUX/ 100G OCLD or 10x10GE MUX/ 100G WaveLogic 3 OCLD or 10x10GE MUX/ Flex2 WaveLogic 3 OCLD

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-12 100G circuit packs Figure 2-8 100G MOTR configurations using 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit packs with 10x10GE MUX circuit packs (Flex2 WaveLogic 3 OCLD circuit pack in BPSK modulation format)
10G service aggregation
OTU4 (prime)

GbE aggregation
OTU4 (prime)

Up to 10 times
G.709 OTU4 Line G.709 OTU4 Line 10GbE LAN PHY 10G Client

Note: The Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK modulation format.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

10GbE LAN PHY

G.709 OTU4 Line

G.709 OTU4 Line

10x10GE MUX/ 100G OCLD or 10x10GE MUX/ 100G WaveLogic 3 OCLD or 10x10GE MUX/ Flex2 WaveLogic 3 OCLD

10G Client

L2 MOTR

GbE

OTU4 (member)

OTU4 (member)

10x10GE MUX/ 100G OCLD or 10x10GE MUX/ 100G WaveLogic 3 OCLD or 10x10GE MUX/ Flex2 WaveLogic 3 OCLD

Various service aggregation Up to 10 times


G.709 OTU4 Line G.709 OTU4 Line OTU4 (prime)

10G Client

FLEX MOTR

Various

10x10GE MUX/ 100G OCLD or 10x10GE MUX/ 100G WaveLogic 3 OCLD or 10x10GE MUX/ Flex2 WaveLogic 3 OCLD

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

OTU4 (member)

100G circuit packs 2-13 Figure 2-9 100G MOTR configurations using 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit packs with 10x10G MUX circuit packs (Flex2 WaveLogic 3 OCLD circuit pack in QPSK modulation format)
10G service aggregation GbE aggregation Up to 10 times

Up to 10 times

10GbE LAN PHY, 10GbE WAN PHY, OC192/STM64, OTU2 (10.7G, 11.05G, 11.09G), FC800/FC1200 FLEX MOTR Various

OTU4

OTU4

G.709 OTU4 Line

10GbE LAN PHY

G.709 OTU4 Line 10G Client

10G Client

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD
10GbE LAN PHY, OTU2 (10.7G), or OTU2 (11.09G)

Various service aggregation

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD

Note: The Flex2 WaveLogic 3 OCLD circuit packs must be in QPSK modulation format.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

10G Client

L2 MOTR

GbE

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD 2.5G/2.7G service aggregation

OTU4

Up to 10 times

OTU2 (10.7G)

OTU4

OC48/STM16/OTM1

2.5G or lower rate service aggregation Up to 10 times

G.709 OTU4 Line

G.709 OTU4 Line

10G Client

2.5G MOTR

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD

OTU4

OC3/STM1, OC12/STM4, OC48/STM16, GbE, 100BT, 1000BT, FC100/200/400

OTU2 (10.7G)

G.709 OTU4 Line

10G Client

SuperMux

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-14 100G circuit packs Figure 2-10 100G MOTR configurations using 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit packs with 10x10G MUX circuit packs (Flex2 WaveLogic 3 OCLD circuit pack in BPSK modulation format)
10G service aggregation GbE aggregation

Up to 10 times

10GbE LAN PHY, 10GbE WAN PHY, OC192/STM64, OTU2 (10.7G, 11.05G, 11.09G), FC800/FC1200 FLEX MOTR Various

OTU4 (prime)

Up to 10 times

OTU4 (prime)

G.709 OTU4 Line

G.709 OTU4 Line

10GbE LAN PHY

G.709 OTU4 Line

G.709 OTU4 Line 10G Client

10G Client

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD

Various service aggregation

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD

Note: The Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK modulation format.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

10G Client

L2 MOTR

GbE

OTU4 (member)

10GbE LAN PHY, OTU2 (10.7G), or OTU2 (11.09G)

OTU4 (member) OTU4 (prime) OC48/STM16/OTM1 G.709 OTU4 Line OTU4 (member)

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD 2.5G/2.7G service aggregation

OTU4 (prime)

Up to 10 times

G.709 OTU4 Line

OTU2 (10.7G)

G.709 OTU4 Line

10G Client

2.5G or lower rate service aggregation

Up to 10 times

G.709 OTU4 Line SuperMux

2.5G MOTR

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD

OTU4 (member)

OTU4 (prime)

OC3/STM1, OC12/STM4, OC48/STM16, GbE, 100BT, 1000BT, FC100/200/400

OTU2 (10.7G)

G.709 OTU4 Line

G.709 OTU4 Line

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

10G Client

OTU4 (member)

100G circuit packs 2-15 Figure 2-11 100G OTR configurations using 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit packs with 100GE OCI and 100G OCI circuit packs (Flex2 WaveLogic 3 OCLD circuit pack in QPSK modulation format)
Optical Transponder Optical Transponder

100GE OCI/100G OCLD or 100GE OCI/ 100G WaveLogic 3 OCLD

Note 1: The Flex2 WaveLogic 3 OCLD circuit packs cannot be mated with 100GE OCI circuit packs (NTK529AAE5) to form a 100G OTR. Note 2: The Flex2 WaveLogic 3 OCLD circuit packs must be in QPSK modulation format.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

100GbE

100GbE OTU4

OTU4

OTU4

100G Client (ETH100G)

100G Client (ETH100G or OTU4)

G.709 OTU4 Line

100G OCI/100G OCLD or 100G OCI/ 100G WaveLogic 3 OCLD or 100G OCI/ Flex2 WaveLogic 3 OCLD

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

G.709 OTU4 Line

2-16 100G circuit packs Figure 2-12 100G OTR configurations using 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit packs with 100GE OCI and 100G OCI circuit packs (Flex2 WaveLogic 3 OCLD circuit pack in BPSK modulation format)
Optical Transponder Optical Transponder

OTU4 (prime)

OTU4 (prime)

100GE OCI/100G OCLD or 100GE OCI/ 100G WaveLogic 3 OCLD

Note 1: The Flex2 WaveLogic 3 OCLD circuit packs cannot be mated with 100GE OCI circuit packs (NTK529AAE5) to form an OTR. Note 2: The Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK modulation format.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

100GbE

100GbE OTU4

100G Client (ETH100G)

100G Client (ETH100G or OTU4)

G.709 OTU4 Line

G.709 OTU4 Line

G.709 OTU4 Line

G.709 OTU4 Line

OTU4 (member)

OTU4 (member)

100G OCI/100G OCLD or 100G OCI/ 100G WaveLogic 3 OCLD or 100G OCI/ Flex2 WaveLogic 3 OCLD

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-17 Figure 2-13 100G Regen configurations using 100G OCLD, Flex2 WaveLogic 3 OCLD (QPSK mode), and 100G WaveLogic 3 OCLD circuit packs
Regenerator OTU4 OTU4 G.709 OTU4 Line G.709 OTU4 Line

Some 10G signals are passed through using patch cords

OTU4

OTU4

G.709 OTU4 Line

G.709 OTU4 Line

10G Client

10G Client

100G OCLD/100G OCLD or 100G WaveLogic 3 OCLD/100G WaveLogic 3 OCLD or Flex2 WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD or 100G OCLD/100G WaveLogic 3 OCLD

Other 10G signals are added/dropped

Back-to-back 100G Regen with 10x10GE MUX or 10x10G MUX

Note 1: Both G.709 OTU4 Lines in Back-to-Back 100G Regen configuration can be either 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit packs. Note 2: The Flex2 WaveLogic 3 OCLD circuit packs must be in QPSK modulation format.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-18 100G circuit packs Figure 2-14 100G Regen configurations using Flex2 WaveLogic 3 OCLD (BPSK mode) circuit packs
OTU4 (prime) OTU4 (member) Regenerator G.709 OTU4 Line G.709 OTU4 Line G.709 OTU4 Line G.709 OTU4 Line G.709 OTU4 Line OTU4 (member) OTU4 (prime) Regenerator OTU4 G.709 OTU4 Line G.709 OTU4 Line G.709 OTU4 Line

Flex2 WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD/ Flex2 WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD Note: The Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK modulation format.

OTU4 (prime) OTU4 (member)


Some 10G signals are passed through using patch cords

Flex2 WaveLogic 3 OCLD in BPSK modulation format/ Flex2 WaveLogic 3 OCLD in BPSK modulation format/ Flex2 WaveLogic 3 OCLD in QPSK modulation format

OTU4 (member)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

OTU4 (prime)

OTU4 (prime)

Note 1: The G.709 OTU4 Lines in Back-to-Back 100G Regen configuration must be Flex2 WaveLogic 3 OCLD circuit packs. Note 2: The Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK modulation format.

G.709 OTU4 Line

G.709 OTU4 Line

G.709 OTU4 Line

Back-to-back 100G Regen with 10x10GE MUX or 10x10G MUX

10G Client

Other 10G signals are added/dropped

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

10G Client

OTU4 (member)

100G circuit packs 2-19 Figure 2-15 1+1 TPT client-side protected optical muxponders (protected 100G MOTRs)

100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD

Note 1: The Flex2 WaveLogic 3 OCLD circuit packs must be in QPSK modulation format. Note 2: For 1+1 TPT support, the working and protection OCLD circuit packs must be the same (i.e. both must be either 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit packs). Note 3: Refer to Part 2 of Configuration - Provisioning and Operating, 323-1851-310 for more information.

Supported functionality
100G OCLD circuit packs (NTK539TxE5), 100G WaveLogic 3 OCLD (NTK539Ux), and Flex2 WaveLogic 3 OCLD circuit packs (NTK539Bx) provide the following functionality.

100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD

10x10G MUX

100G TPT protected MOTR group

10x10G MUX

TPT

Line support
one fixed OTU4 line interface (port 1) G.709 wrapper (OTU4) high coding gain FEC Coherent Optical Frequency Division Multiplexing (CoFDM) dual polarization QPSK modulation for 100G OCLD circuit packs (NTK539TxE5) WaveLogic 3 dual polarization (QPSK modulation) for 100G WaveLogic 3 OCLD circuit packs (NTK539Ux) WaveLogic 3 Flex2 (QPSK and BPSK modulation) for Flex2 WaveLogic 3 OCLD circuit packs (NTK539Bx) high PMD tolerance/compensation
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

2-20 100G circuit packs

C-band tunable 50 GHz-compliant DWDM line interface (1527.99 nm to 1565.50 nm) for NTK539TxE5 variants C-band tunable 50 GHz-compliant DWDM line interface (1528.77 nm to 1566.72 nm) for NTK539Ux variants C-band tunable 50 GHz-compliant DWDM line interface (1528.77 nm to 1566.72 nm) for NTK539Bx variants wide dynamic range receiver with automatic VOA and EDFA control on the line interface receiver for 100G OCLD circuit packs (NTK539TxE5) wide dynamic range receiver with automatic VOA control on the line interface receiver for 100G WaveLogic 3 OCLD circuit packs (NTK539Ux) and Flex2 WaveLogic 3 OCLD circuit packs (NTK539Bx) GCC0 data communication channels between Broadband interfaces full monitoring and termination of line G.709 overhead bytes no external BITS sources required (line timing or on board reference clocking is used)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-21

Line interworking between different 100G OCLD variants are shown in the Table 2-3.

Table 2-3 Line interworking with 100G OCLD variant 100G OCLD NTK539TA NTK539TB NTK539TC NTK539TD NTK539TE NTK539TJ 100G OCLD NTK539TA NTK539TB NTK539TC NTK539TD NTK539TE NTK539TJ Same Partial Same Partial Partial Same Partial Partial Partial Same No No No No Same Partial Partial Partial Partial No Same

Note: Partial means: Performance will be reduced to the OCLD with the lesser performance specification. For Example, the NTK539TJ can interwork with the NTK539TD but the link will only support 8 ps mean DGD and the reach will be limited to 300 Km.

Line interworking between different 100G WaveLogic 3 OCLD variants are shown in the Table 2-4.

Table 2-4 Line interworking with 100G WaveLogic 3 OCLD variants 100G WaveLogic 3 OCLD (NTK539Ux) UA 100G WaveLogic 3 OCLD (NTK539Ux) UA UB UC UD UE UH Same UB Partial Same UC Partial Partial Same UD Partial Partial Partial Same UE No No No No Same UH Partial Partial Partial Partial No Same

Note: Partial means: Performance will be reduced to the OCLD with the lesser performance specification. For Example, the NTK539UH can interwork with the NTK539UD but the link will only support 10 ps mean DGD and the reach will be limited to 300 Km.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-22 100G circuit packs

Line interworking between different Flex2 WaveLogic 3 OCLD variants are shown in the Table 2-5.

Table 2-5 Line interworking with Flex2 WaveLogic 3 OCLD variant Flex2 WaveLogic 3 OCLD NTK539BB Flex2 WaveLogic 3 OCLD NTK539BB NTK539BE NTK539BH Same NTK539BE No Same NTK539BH Partial No Same

Note: Partial means: Performance will be reduced to the OCLD with the lesser performance specification. For Example, the NTK539BH can interwork with the NTK539BB but the link will only support 10 ps mean DGD.

For line interworking between 100G WaveLogic 3 OCLD and Flex2 WaveLogic 3 OCLD variants contact Ciena representative for more information. 100 WaveLogic 3 OCLD circuit packs do not interwork with 100G OCLD circuit packs. Flex2 WaveLogic 3 OCLD circuit packs do not interwork with 100G OCLD circuit packs. Any variant of the 100G WaveLogic 3 OCLD with EDFA circuit packs (NTK539Ux) can be used in colorless systems. Any variant of the Flex2 WaveLogic 3 OCLD with EDFA circuit packs (NTK539Bx) can be used in colorless systems. supports Short Term Optical Recovery Mechanism (STORM) for NTK539Ux variants of 100G WaveLogic 3 OCLD circuit packs in colored Photonic systems (not supported in Photonic colorless systems) to enable fast signal recovery from short term outages. For more information on STORM, refer to Part 1 of Configuration - Provisioning and Operating, 323-1851-310. supports Short Term Optical Recovery Mechanism (STORM) for NTK539Bx variants of Flex2 WaveLogic 3 OCLD circuit packs in colored Photonic systems (not supported in Photonic colorless systems) to enable fast signal recovery from short term outages. For more information on STORM, refer to Part 1 of Configuration - Provisioning and Operating, 323-1851-310.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-23

88 wavelengths supported with Ciena Common Photonic Layer line system wavelengths. Refer to Table 2-6 on page 2-24 for a complete list of supported wavelengths. Attention: The 100G OCLD can be carried over the following Photonic systems: Ciena Common Photonic Layer Release 4.0 or higher, Ciena 6500 Photonic Layer Release 7.0 or higher, and foreign Photonic line systems. The 100G OCLD is not compatible with the Common Photonic Layer Filtered Serial 8 Channel Mux/Demux (SCMD8) module (NTT861AA-AH, AJ). The 100G OCLD over the 565, 5100 and 5200 Advanced Services Platform is not supported in this release.

Attention: The 100G WaveLogic 3 OCLD can be carried over the following Photonic systems: Ciena Common Photonic Layer Release 5.0 or higher, Ciena 6500 Photonic Layer Release 9.0 or higher, and foreign Photonic line systems. The 100G WaveLogic 3 OCLD is not compatible with the Common Photonic Layer Filtered Serial 8 Channel Mux/Demux (SCMD8) module (NTT861AA-AH, AJ). The 100G WaveLogic 3 OCLD over the 565, 5100 and 5200 Advanced Services Platform is not supported in this release.

Attention: The Flex2 WaveLogic 3 OCLD can be carried over the following Photonic systems: Ciena Common Photonic Layer Release 9.2 or higher, Ciena 6500 Photonic Layer Release 9.2 or higher, and foreign Photonic line systems. The Flex2 WaveLogic 3 OCLD is not compatible with the Common Photonic Layer Filtered Serial 8 Channel Mux/Demux (SCMD8) module (NTT861AA-AH, AJ). The Flex2 WaveLogic 3 OCLD over the 565, 5100 and 5200 Advanced Services Platform is not supported in this release.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-24 100G circuit packs Table 2-6 100G OCLD, Flex2 WaveLogic 3 OCLD, and 100G WaveLogic 3 OCLD supported wavelengths (for the CMD44 50 GHz and Enhanced CMD44 50 GHz) Wave- Freq. length (THz) # Wavelength (nm) (Note 1) 2 196.15 1528.38 (Note 1) 3 196.10 1528.77 4 196.05 1529.16 5 196.00 1529.55 6 195.95 1529.94 7 195.90 1530.33 8 195.85 1530.72 9 195.80 1531.12 10 195.75 1531.51 11 195.70 1531.90 12 195.65 1532.29 13 195.60 1532.68 14 195.55 1533.07 15 195.50 1533.47 16 195.45 1533.86 17 195.40 1534.25 18 195.35 1534.64 19 195.30 1535.04 20 195.25 1535.43 21 195.20 1535.82 22 195.15 1536.22 23 195.10 1536.61 24 195.05 1537.00 25 195.00 1537.40 26 194.95 1537.79 27 194.90 1538.19 28 194.85 1538.58 29 194.80 1538.98 93 94 95 96 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 35 194.50 1541.35 36 194.45 1541.75 37 194.40 1542.14 38 194.35 1542.54 39 194.30 1542.94 40 194.25 1543.33 41 194.20 1543.73 42 194.15 1544.13 43 194.10 1544.53 44 194.05 1544.92 45 194.00 1545.32 46 193.95 1545.72 47 193.90 1546.12 48 193.85 1546.52 49 193.80 1546.92 50 193.75 1547.32 51 193.70 1547.72 52 193.65 1548.11 53 193.60 1548.51 54 193.55 1548.91 55 193.50 1549.32 56 193.45 1549.72 57 193.40 1550.12 58 193.35 1550.52 59 193.30 1550.92 60 193.25 1551.32 61 193.20 1551.72 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 67 192.90 1554.13 68 192.85 1554.54 69 192.80 1554.94 70 192.75 1555.34 71 192.70 1555.75 72 192.65 1556.15 73 192.60 1556.55 74 192.55 1556.96 75 192.50 1557.36 76 192.45 1557.77 77 192.40 1558.17 78 192.35 1558.58 79 192.30 1558.98 80 192.25 1559.39 81 192.20 1559.79 82 192.15 1560.20 83 192.10 1560.61 84 192.05 1561.01 85 192.00 1561.42 86 191.95 1561.83 87 191.90 1562.23 88 191.85 1562.64 89 191.80 1563.05 90 191.75 1563.45 91 191.70 1563.86 92 191.65 1564.27 93 191.60 1564.68 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 0 34 194.55 1540.95 28 66 192.95 1553.73 60 Chan. Wave- Freq. ID. length (THz) # 0 Wavelength (nm) Chan. Wave- Freq. ID. length (THz) # 27 Wavelength (nm) Chan. ID. 59

1 196.20 1527.99

33 194.60 1540.56

65 193.00 1553.33

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-25 Table 2-6 (continued) 100G OCLD, Flex2 WaveLogic 3 OCLD, and 100G WaveLogic 3 OCLD supported wavelengths (for the CMD44 50 GHz and Enhanced CMD44 50 GHz) Wave- Freq. length (THz) # Wavelength (nm) Chan. Wave- Freq. ID. length (THz) # 24 25 26 Wavelength (nm) Chan. Wave- Freq. ID. length (THz) # 56 57 58 Wavelength (nm) Chan. ID. 88 89 90 91 92

30 194.75 1539.37 31 194.70 1539.77 32 194.65 1540.16

62 193.15 1552.12 63 193.10 1552.52 64 193.05 1552.93

94 191.55 1565.09 95 191.50 1565.50 96 191.45 1565.90 (Note 2) 97 191.40 1566.31 (Note 2) 98 191.35 1566.72 (Note 2)

Note 1: This wavelength is only applicable to 100G OCLD circuit packs (not applicable to 100G WaveLogic 3 OCLD or Flex2 WaveLogic 3 OCLD circuit packs). Note 2: This wavelength is only applicable to 100G WaveLogic 3 OCLD and Flex2 WaveLogic 3 OCLD circuit packs (not applicable to 100G OCLD circuit packs).

for Flex2 WaveLogic 3 OCLD circuit pack carrier skew management when in BPSK modulation format, the following recommendations apply: Wavelength offset between prime and member wavelengths must be kept within 200 GHz to avoid a reduced reach impact due to the skew introduced by accumulated relative dispersion of the wavelengths. The default wavelength offset is 50 GHz between prime and member wavelengths. Fiber patch cords between the Flex2 WaveLogic 3 OCLD circuit packs and the line mux/demux equipment, including at any regens, must be matched in nominal length to minimize skew. The 2xFlex2 WaveLogic 3 OCLD BPSK carrier skew is eliminated at the offramp client circuit pack. With <200 GHz wavelength offset between carriers and nominally matched optical patch cords, the +/-2usec deskew range of the client circuit pack can support >15,000 km fiber length of the line fiber carrying both BPSK carriers. An alarm is provided on the Flex2 WaveLogic 3 OCLD circuit pack in BPSK modulation format to indicate when the client deskew range has been exceeded by the two BPSK carriers. Also the deskew value is reported for providing feedback regarding actions that improve the skew.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-26 100G circuit packs

Client support
There are no client ports on the 100G OCLD, Flex2 WaveLogic 3 OCLD, and 100G WaveLogic 3 OCLD circuit packs.

Cross-connection types
The 100G OCLD, Flex2 WaveLogic 3 OCLD, and 100G WaveLogic 3 OCLD circuit packs only support the 2WAY (Bidirectional) transponder cross-connection type.

Cross-connection rates
The 100G OCLD, Flex2 WaveLogic 3 OCLD, and 100G WaveLogic 3 OCLD circuit packs only support the ODU4 transponder cross-connection rate.

Performance monitoring
The 100G OCLD, Flex2 WaveLogic 3 OCLD, and 100G WaveLogic 3 OCLD circuit packs support the following monitored entities: OTM4 line interface PM collection for OTU4 layer PM collection for ODU4 layer
Note: PMs are not supported on the Flex2 WaveLogic 3 OCLD circuit pack when it is used as member card in BPSK mode.

PM collection for Physical layer For detailed information and procedures associated with performance monitoring, refer to Fault Management - Performance Monitoring, 323-1851-520.

Alarms
For a complete list of alarm clearing procedures for 6500, refer to Part 1 and Part 2 of Fault Management - Alarm Clearing, 323-1851-543.
Equipment alarms

Circuit Pack Missing Circuit Pack Mismatch Circuit Pack Failed Autoprovisioning Mismatch Intercard Suspected Internal Mgmt Comms Suspected Circuit Pack Latch Open Provisioning Incompatible

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-27

Database Not Recovered For Slot Circuit Pack Upgrade Failed Cold Restart Required: FPGA Changed Circuit pack Operational Capability exceeded

OTM facility alarms

Loss Of Signal Circuit Pack Unknown Loss of Channel Loss Of Clock Loss Of Frame Loss Of Multiframe Pre-FEC Signal Fail Pre-FEC Signal Degrade TX Manual Provisioning Required TX Tuning in Progress Rx Power Out Of Range Rx Channel Power Out Of Range TR Control Echo trace Mismatch OCH Link Data Retrieval In Progress OCH Link Data Save In Progress OTU Trace Identifier Mismatch OTU Skew Out Of Range OTU BDI ODU AIS ODU BDI ODU LCK ODU OCI GCC0 Link Failure GCC0 OSPF Adjacency Loss Loopback Active - Facility Loopback Active - Terminal

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-28 100G circuit packs Photonic alarms

Adjacency Mismatch Duplicate Adjacency Discovered

Software Auto-Upgrade alarms

Software Auto-Upgrade in Progress Software Auto-Upgrade Failed

Equipping rules
The following equipping rules apply to 100G OCLD, Flex2 WaveLogic 3 OCLD, and 100G WaveLogic 3 OCLD circuit packs: 100G OCLD: occupies two slots (identified by the left-hand slot number of the two occupied slots) and offers one 100G line port. Flex2 WaveLogic 3 OCLD (in QPSK mode): occupies one slot and offers one 100G line port. Flex2 WaveLogic 3 OCLDs (in BPSK mode): occupy two slots and offer one 100G line port. 100G WaveLogic 3 OCLD: occupies one slot and offers one 100G line port. can be equipped in the 14-slot converged optical, 14-slot packet-optical, converged optical/front electrical, or 14-slot converged optical/rear electrical shelf as shown in Table 2-7. Attention: Any mix of configurations is supported as long as there is no overlap in equipped slots.

Table 2-7 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (14-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, Note 3, and Note 4) 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the left of 100G OCLD 1 4 9 12 N/A N/A N/A N/A 2/3 5/6 10/11 13/14 N/A N/A N/A N/A N/A N/A N/A N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-29 Table 2-7 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (14-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, Note 3, and Note 4) 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the left of 100G WaveLogic 3 OCLD 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the left of Flex2 WaveLogic 3 OCLD in QPSK mode 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the left of two Flex2 WaveLogic 3 OCLDs in BPSK mode 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the right of 100G WaveLogic 3 OCLD 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the right of Flex2 WaveLogic 3 OCLD in QPSK mode 3 9 13 N/A N/A N/A N/A N/A N/A 4 10 14 N/A N/A N/A

3 9 13

N/A N/A N/A

N/A N/A N/A

N/A N/A N/A

4 10 14

4 12

N/A N/A

N/A N/A

N/A N/A

5 and 6 13 and 14

2 6 12

N/A N/A N/A

N/A N/A N/A

1 5 11

N/A N/A N/A

2 6 12

N/A N/A N/A

N/A N/A N/A

N/A N/A N/A

1 5 11

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-30 100G circuit packs Table 2-7 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (14-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, Note 3, and Note 4) 100G MOTR: 3 N/A N/A N/A N/A N/A N/A 1 and 2 9 and 10 Unprotected optical 11 muxponder with 10x10GE MUX or 10x10G MUX to the right of two Flex2 WaveLogic 3 OCLDs in BPSK mode 100G OTR: Unprotected optical transponder with 100GE OCI to the left of 100G OCLD N/A N/A

3/4 9/10

5/6 11/12

N/A N/A

N/A N/A

N/A 100G OTR: Unprotected optical N/A transponder with 100G OCI to N/A the left of 100G OCLD N/A 100G OTR: Unprotected optical transponder with 100GE OCI to the left of 100G WaveLogic 3 OCLD 100G OTR: Unprotected optical transponder with 100GE OCI to the right of 100G WaveLogic 3 OCLD N/A N/A

1 4 9 12 4/5 12/13

2/3 5/6 10/11 13/14 N/A N/A

N/A N/A N/A N/A 6 14

N/A N/A N/A N/A N/A N/A

N/A

N/A 2/3 (not supported if using version 1 of 14-slot converged shelves) 10/11 N/A

N/A 1 (not supported if using version 1 of 14-slot converged shelves) 9 N/A

N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-31 Table 2-7 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (14-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, Note 3, and Note 4) N/A 100G OTR: Unprotected optical N/A transponder with 100G OCI to N/A the left of 100G WaveLogic 3 OCLD 100G OTR: Unprotected optical muxponder with 100G OCI to the right of 100G WaveLogic 3 OCLD N/A N/A N/A 3 9 13 2 6 12 3 9 13 2 6 12 4 12 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4 10 14 1 5 11 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4 10 14 1 5 11 5 and 6 13 and 14

N/A 100G OTR (see Note 5): Unprotected optical N/A transponder with 100G OCI to the left of Flex2 WaveLogic 3 N/A OCLD in QPSK mode 100G OTR (see Note 5): N/A Unprotected optical N/A muxponder with 100G OCI to the right of Flex2 WaveLogic 3 N/A OCLD in QPSK mode 100G OTR (see Note 5): N/A Unprotected optical N/A transponder with 100G OCI to the left of two Flex2 WaveLogic 3 OCLDs in BPSK mode 100G OTR (see Note 5): N/A Unprotected optical N/A transponder with 100G OCI to the right of two Flex2 WaveLogic 3 OCLDs in BPSK mode

3 11

N/A N/A

N/A N/A

1 and 2 9 and 10

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-32 100G circuit packs Table 2-7 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (14-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, Note 3, and Note 4) 100G OCLD Regen: Optical regen with two100G OCLDs 100G WaveLogic 3 OCLD Regen: Optical regen with two 100G WaveLogic 3 OCLDs N/A N/A N/A N/A N/A N/A N/A N/A Flex2 WaveLogic 3 OCLD Regen: Optical regen with two Flex2 WaveLogic 3 OCLDs in QPSK mode N/A N/A N/A N/A N/A N/A 100G OCLD/WaveLogic 3 OCLD Regen: Optical regen with a 100G OCLD to the left of 100G WaveLogic 3 OCLD 100G WaveLogic 3 OCLD/OCLD Regen: Optical regen with a 100G OCLD to the right of 100G WaveLogic 3 OCLD N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 3/4 and 5/6 9/10 and 11/12 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4/5 12/13 N/A N/A 1 and 2 3 and 4 5 and 6 9 and 10 11 and 12 13 and 14 N/A N/A N/A N/A N/A N/A 6 14 N/A N/A N/A N/A N/A N/A N/A N/A 1 and 2 3 and 4 5 and 6 9 and 10 11 and 12 13 and 14 6 14

N/A

N/A

2/3 (not supported if using version 1 of 14-slot converged shelves) 10/11

N/A 1 (not supported if using version 1 of 14-slot converged shelves) 9 N/A

N/A

N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-33 Table 2-7 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (14-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, Note 3, and Note 4) Flex2 WaveLogic 3 OCLD Regen: Optical regen with four Flex2 WaveLogic 3 OCLDs in BPSK mode N/A N/A N/A N/A 3 and 4 & 5 and 6 9 and 10 & 11 and 12 4 & 5 and 6 12 & 13 and 14 1 and 2 & 3 9 and 10 & 11

N/A

N/A

N/A

N/A

Flex2 WaveLogic 3 OCLD Regen: Optical regen with one Flex2 WaveLogic 3 OCLD in QPSK mode to the left of two Flex2 WaveLogic 3 OCLDs in BPSK mode

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A Flex2 WaveLogic 3 OCLD Regen: Optical regen with one Flex2 WaveLogic 3 OCLD in N/A QPSK mode to the right of two Flex2 WaveLogic 3 OCLDs in BPSK mode

N/A

N/A

N/A

N/A

N/A

N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-34 100G circuit packs Table 2-7 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (14-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, Note 3, and Note 4) Note 1: The slot positions of the 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 10x10GE MUX/10x10G MUX, or 100GE OCI/100G OCI are not interchangeable. Note 2: Supported 100G configurations are: MOTR consists of: one 10x10GE MUX or 10x10G MUX circuit pack and one 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit pack (Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK mode), or one 10x10GE MUX or 10x10G MUX circuit pack and two Flex2 WaveLogic 3 OCLD circuit packs (Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK mode). OTR consists of: one 100GE OCI or 100G OCI circuit pack and one 100G OCLD or 100G WaveLogic 3 OCLD circuit pack, or one 100G OCI circuit pack and one Flex2 WaveLogic 3 OCLD circuit pack (Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK mode), or one 100G OCI circuit pack and two Flex2 WaveLogic 3 OCLD circuit packs (Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK mode). Regen consists of: two 100G OCLD circuit packs, or two 100G WaveLogic 3 circuit packs, or two Flex2 WaveLogic 3 circuit packs when in QPSK mode, or four Flex2 WaveLogic 3 circuit packs when in BPSK mode, or one 100G OCLD circuit pack and one 100G WaveLogic 3 OCLD circuit pack one Flex2 WaveLogic 3 OCLD circuit pack in QPSK mode and two Flex2 WaveLogic 3 OCLD circuit packs when the Flex2 WaveLogic 3 OCLD circuit packs are in BPSK mode.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-35 Table 2-7 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (14-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, Note 3, and Note 4) Note 3: Mixing of different 100G groups (100G MOTR, 100G OTR, and 100G Regen) is allowed and all 100G-capable slots in a 6500 shelf can be equipped with 100G groups if the shelf is adequately powered. However, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding the shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8). Note 4: Slots 7 and 8 are excluded as there is no mate-to-mate tracking available to support the required 5.5 Gbps rate. Note 5: The Flex2 WaveLogic 3 OCLD circuit packs can only be mated with 100G OCI circuit packs (NTK529AC) to form a 100G OTR. The Flex2 WaveLogic 3 OCLD circuit packs cannot be mated with 100GE OCI circuit packs (NTK529AAE5) to form a 100G OTR.

can be equipped in the 32-slot packet-optical shelf as shown in Table 2-8 on page 2-36. Attention: Any mix of configurations is supported as long as there is no overlap in equipped slots.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-36 100G circuit packs Table 2-8 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (32-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the left of 100G OCLD: Option 1 (see Note 4) 2 6 12 16 22 26 32 36 Option 2 (see Note 5) 1 4 13 16 21 24 33 36 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 3/4 7/8 13/14 17/18 23/24 27/28 33/34 37/38 2/3 5/6 14/15 17/18 22/23 25/26 34/35 37/38 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-37 Table 2-8 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (32-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G MOTR: 3 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4 8 14 18 24 28 34 38 1 5 11 15 21 25 31 35 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4 8 14 18 24 28 34 38 Unprotected optical 7 muxponder with 10x10GE MUX or 10x10G MUX to the 13 left of 100G WaveLogic 3 17 OCLD 23 27 33 37 100G MOTR: 2 Unprotected optical 6 muxponder with 10x10GE MUX or 10x10G MUX to the 12 right of 100G WaveLogic 3 16 OCLD 22 26 32 36 100G MOTR: 3 Unprotected optical 7 muxponder with 10x10GE MUX or 10x10G MUX to the 13 left of Flex2 WaveLogic 3 17 OCLD in QPSK mode 23 27 33 37

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-38 100G circuit packs Table 2-8 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (32-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the right of Flex2 WaveLogic 3 OCLD in QPSK mode 2 6 12 16 22 26 32 36 100G MOTR: 6 Unprotected optical 14 muxponder with 10x10GE MUX or 10x10G MUX to the 26 left of two Flex2 34 WaveLogic 3 OCLDs in BPSK mode 100G MOTR: 5 Unprotected optical 13 muxponder with 10x10GE MUX or 10x10G MUX to the 25 right of two Flex2 33 WaveLogic 3 OCLDs in BPSK mode 100G OTR: Unprotected optical transponder with 100GE OCI to the left of 100G OCLD N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 1 5 11 15 21 25 31 35 7 and 8 15 and 16 27 and 28 35 and 36

N/A N/A N/A N/A

N/A N/A N/A N/A

N/A N/A N/A N/A

3 and 4 11 and 12 23 and 24 31 and 32

1/2 5/6 11/12 15/16 21/22 25/26 31/32 35/36

3/4 7/8 13/14 17/18 23/24 27/28 33/34 37/38

N/A N/A N/A N/A N/A N/A N/A N/A

N/A N/A N/A N/A N/A N/A N/A N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-39 Table 2-8 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (32-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) N/A 100G OTR: Unprotected optical N/A transponder with 100G OCI N/A to the left of 100G OCLD N/A N/A N/A N/A N/A 100G OTR: Unprotected optical transponder with 100GE OCI to the left of 100G WaveLogic 3 OCLD 100G OTR: Unprotected optical transponder with 100GE OCI to the right of 100G WaveLogic 3 OCLD N/A N/A N/A N/A N/A N/A N/A N/A 1 4 13 16 21 24 33 36 6/7 14/15 26/27 34/35 4/5 12/13 24/25 32/33 3 7 13 17 23 27 33 37 2/3 5/6 14/15 17/18 22/23 25/26 34/35 37/38 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 8 16 28 36 3 11 23 31 4 8 14 18 24 28 34 38 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A

N/A 100G OTR: Unprotected optical N/A transponder with 100G OCI N/A to the left of 100G WaveLogic 3 OCLD N/A N/A N/A N/A N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-40 100G circuit packs Table 2-8 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (32-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) N/A 100G OTR: Unprotected optical N/A transponder with 100G OCI N/A to the right of 100G WaveLogic 3 OCLD N/A N/A N/A N/A N/A 100G OTR: Unprotected optical transponder with 100G OCI to the left of Flex2 WaveLogic 3 OCLD in QPSK mode (see Note 6) N/A N/A N/A N/A N/A N/A N/A N/A 100G OTR: Unprotected optical transponder with 100G OCI to the right of Flex2 WaveLogic 3 OCLD in QPSK mode (see Note 6) N/A N/A N/A N/A N/A N/A N/A N/A 2 6 12 16 22 26 32 36 3 7 13 17 23 27 33 37 2 6 12 16 22 26 32 36 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 1 5 11 15 21 25 31 35 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4 8 14 18 24 28 34 38 1 5 11 15 21 25 31 35

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-41 Table 2-8 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (32-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G OTR: N/A 6 14 26 34 5 13 25 33 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 1/2 and 3/4 5/6 and 7/8 11/12 and 13/14 15/16 and 17/18 21/22 and 23/24 25/26 and 27/28 31/32 and 33/34 35/36 and 37/38 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 7 and 8 15 and 16 27 and 28 35 and 36 3 and 4 11 and 12 23 and 24 31 and 32 N/A N/A N/A N/A N/A N/A N/A N/A Unprotected optical N/A transponder with 100G OCI N/A to the left of two Flex2 WaveLogic 3 OCLDs in N/A BPSK mode (see Note 6) 100G OTR: N/A Unprotected optical N/A transponder with 100G OCI N/A to the right of two Flex2 WaveLogic 3 OCLDs in N/A BPSK mode (see Note 6) 100G OCLD Regen: N/A Optical regen with two 100G N/A OCLDs N/A N/A N/A N/A N/A N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-42 100G circuit packs Table 2-8 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (32-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G WaveLogic 3 OCLD N/A Regen: N/A Optical regen with two 100G WaveLogic 3 OCLDs N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 1 and 2 3 and 4 5 and 6 7 and 8 11 and 12 13 and 14 15 and 16 17 and 18 21 and 22 23 and 24 25 and 26 27 and 28 31 and 32 33 and 34 35 and 36 37 and 38 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-43 Table 2-8 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (32-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) Flex2 WaveLogic 3 OCLD N/A Regen: N/A Optical regen with two Flex2 WaveLogic 3 OCLDs N/A in QPSK mode N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 100G OCLD/WaveLogic 3 OCLD Regen: Optical regen with a 100G OCLD to the left of 100G WaveLogic 3 OCLD 100G WaveLogic 3 OCLD/OCLD Regen: Optical regen with a 100G OCLD to the right of 100G WaveLogic 3 OCLD N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 6/7 14/15 26/27 34/35 4/5 12/13 24/25 32/33 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 8 16 28 36 3 11 23 31 1 and 2 3 and 4 5 and 6 7 and 8 11 and 12 13 and 14 15 and 16 17 and 18 21 and 22 23 and 24 25 and 26 27 and 28 31 and 32 33 and 34 35 and 36 37 and 38 N/A N/A N/A N/A N/A N/A N/A N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-44 100G circuit packs Table 2-8 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (32-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) Flex2 WaveLogic 3 OCLD N/A Regen: Optical regen with four Flex2 WaveLogic 3 OCLDs N/A in BPSK mode N/A N/A N/A 1 and 2 & 3 and 4 5 and 6 & 7 and 8 11 and 12 & 13 and 14 15 and 16 & 17 and 18 21 and 22 & 23 and 24 25 and 26 & 27 and 28 31 and 32 & 33 and 34 35 and 36 & 37 and 38

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-45 Table 2-8 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (32-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) Flex2 WaveLogic 3 OCLD N/A Regen: Optical regen with one Flex2 WaveLogic 3 OCLD in N/A QPSK mode to the left of two Flex2 WaveLogic 3 OCLDs in BPSK mode N/A N/A N/A N/A 6 & 7 and 8 14 & 15 and 16 26 & 27 and 28 34 & 35 and 36 3 and 4 & 5 11 and 12 & 13 23 and 24 & 25 31 and 32 & 33

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

Flex2 WaveLogic 3 OCLD N/A Regen: Optical regen with one Flex2 WaveLogic 3 OCLD in N/A QPSK mode to the right of two Flex2 WaveLogic 3 OCLDs in BPSK mode N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-46 100G circuit packs Table 2-8 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (32-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) Note 1: The slot positions of the 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 10x10GE MUX/10x10G MUX, or 100GE OCI/100G OCI are not interchangeable. Note 2: Supported 100G configurations are: MOTR consists of: one 10x10GE MUX or 10x10G MUX circuit pack and one 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit pack (Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK mode), or one 10x10GE MUX or 10x10G MUX circuit pack and two Flex2 WaveLogic 3 OCLD circuit packs (Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK mode). OTR consists of: one 100GE OCI or 100G OCI circuit pack and one 100G OCLD or 100G WaveLogic 3 OCLD circuit pack, or one 100G OCI circuit pack and one Flex2 WaveLogic 3 OCLD circuit pack (Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK mode), or one 100G OCI circuit pack and two Flex2 WaveLogic 3 OCLD circuit packs (Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK mode). Regen consists of: two 100G OCLD circuit packs, or two 100G WaveLogic 3 circuit packs, or two Flex2 WaveLogic 3 circuit packs when in QPSK mode, or four Flex2 WaveLogic 3 circuit packs when in BPSK mode, or one 100G OCLD circuit pack and one 100G WaveLogic 3 OCLD circuit pack one Flex2 WaveLogic 3 OCLD circuit pack in QPSK mode and two Flex2 WaveLogic 3 OCLD circuit packs when the Flex2 WaveLogic 3 OCLD circuit packs are in BPSK mode.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-47 Table 2-8 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (32-slot shelf) Configuration 10x10GE MUX 100GE OCI 100G OCLD 100G Flex2 or or WaveLogic 3 WaveLogic 3 10x10G MUX 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) Note 3: Mixing of different 100G groups (100G MOTR, 100G OTR, and 100G Regen) is allowed and all 100G-capable slots in a 6500 shelf can be equipped with 100G groups if the shelf is adequately powered. However, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding the shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8). Note 4: This configuration partitions the shelf into 4-slot ranges each of which can support a 100G MOTR, 100G regen, or a 100G OTR. The 100G circuit pack group in each of these 4-slot ranges can be changed (for example from a MOTR to a regen) without affecting any of the other 4-slot ranges in the shelf. This slot usage allows the 10x10GE MUX or 10x10G MUX to be the swapped out for a 100GE OCI or 100G OCI without needing to move the existing 100G OCLD circuit packs. This slot usage also allows the 100GE OCI or 100G OCI to be swapped out for a 100G OCLD without needing to move the existing 100G OCLD if reconfiguring from 100G MOTR/100G OTR to 100G Regen. Note 5: This configuration provides the maximum number of contiguous slots in the shelf (that is, slots 7-8, 11-12, 27-28, 31-32), available for other 6500 circuit pack groups (for example, a 100G MOTR/100G OTR group). Note 6: The Flex2 WaveLogic 3 OCLD circuit packs can only be mated with 100G OCI circuit packs (NTK529AC) to form a 100G OTR. The Flex2 WaveLogic 3 OCLD circuit packs cannot be mated with 100GE OCI circuit packs (NTK529AAE5) to form a 100G OTR.

can be equipped in the 7-slot optical shelf as shown in Table 2-9 on page 2-48. Attention: Any mix of configurations is supported as long as there is no overlap in equipped slots.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-48 100G circuit packs Table 2-9 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (7-slot shelf) Configuration 10x10GE MUX 100GE or OCI 10x10G MUX or 100G OCI 100G OCLD 100G Flex2 WaveLogic 3 WaveLogic 3 OCLD OCLD

Slots (see Note 1, Note 2, and Note 3) 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX below 100G OCLD 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX below 100G WaveLogic 3 OCLD 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX above 100G WaveLogic 3 OCLD 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX below Flex2 WaveLogic 3 OCLD in QPSK mode 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX above Flex2 WaveLogic 3 OCLD in QPSK mode 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX below two Flex2 WaveLogic 3 OCLDs in BPSK mode 2 6 N/A N/A N/A N/A N/A N/A 1 5 2 6 N/A N/A N/A N/A 1 5 N/A N/A 1 4 N/A N/A 2/3 5/6 N/A N/A N/A N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

N/A

5 and 6

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-49 Table 2-9 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (7-slot shelf) Configuration 10x10GE MUX 100GE or OCI 10x10G MUX or 100G OCI 100G OCLD 100G Flex2 WaveLogic 3 WaveLogic 3 OCLD OCLD

Slots (see Note 1, Note 2, and Note 3) 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX above two Flex2 WaveLogic 3 OCLDs in BPSK mode 100G OTR: Unprotected optical transponder with 100GE OCI below 100G OCLD 100G OTR: Unprotected optical transponder with 100G OCI below 100G OCLD 100G OTR: Unprotected optical transponder with 100GE OCI below 100G WaveLogic 3 OCLD 100G OTR: Unprotected optical transponder with 100GE OCI above 100G WaveLogic 3 OCLD 100G OTR: Unprotected optical transponder with 100G OCI below 100G WaveLogic 3 OCLD 100G OTR: Unprotected optical transponder with 100G OCI above 100G WaveLogic 3 OCLD N/A 1/2 3/4 N/A N/A 3 N/A N/A N/A 1 and 2

N/A N/A

1 4

2/3 5/6

N/A N/A

N/A N/A

N/A

4/5

N/A

N/A

N/A

2/3

N/A

N/A

N/A

N/A

N/A

N/A N/A

2 6

N/A N/A

1 5

N/A N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-50 100G circuit packs Table 2-9 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (7-slot shelf) Configuration 10x10GE MUX 100GE or OCI 10x10G MUX or 100G OCI 100G OCLD 100G Flex2 WaveLogic 3 WaveLogic 3 OCLD OCLD

Slots (see Note 1, Note 2, and Note 3) 100G OTR: Unprotected optical transponder with 100G OCI below Flex2 WaveLogic 3 OCLD in QPSK mode (see Note 4) 100G OTR: Unprotected optical transponder with 100G OCI above Flex2 WaveLogic 3 OCLD in QPSK mode (see Note 4) N/A 3 N/A N/A 4

N/A N/A

2 6

N/A N/A

N/A N/A

1 5

N/A 100G OTR: Unprotected optical transponder with 100G OCI below two Flex2 WaveLogic 3 OCLDs in BPSK mode (see Note 4) N/A 100G OTR: Unprotected optical transponder with 100G OCI above two Flex2 WaveLogic 3 OCLDs in BPSK mode (see Note 4) 100G OCLD Regen: Optical regen with two 100G OCLDs 100G WaveLogic 3 OCLD Regen: Optical regen with two 100G WaveLogic 3 OCLDs N/A

N/A

N/A

5 and 6

N/A

N/A

1 and 2

N/A

1/2 and 3/4

N/A

N/A

N/A N/A N/A

N/A N/A N/A N/A N/A N/A

N/A N/A N/A N/A N/A N/A

1 and 2 3 and 4 5 and 6 N/A N/A N/A

N/A N/A N/A 1 and 2 3 and 4 5 and 6

N/A Flex2 WaveLogic 3 OCLD Regen: N/A Optical regen with two Flex2 WaveLogic 3 OCLDs in N/A QPSK mode

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-51 Table 2-9 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (7-slot shelf) Configuration 10x10GE MUX 100GE or OCI 10x10G MUX or 100G OCI 100G OCLD 100G Flex2 WaveLogic 3 WaveLogic 3 OCLD OCLD

Slots (see Note 1, Note 2, and Note 3) N/A 100G OCLD/WaveLogic 3 OCLD Regen: Optical regen with a 100G OCLD below 100G WaveLogic 3 OCLD 100G WaveLogic 3 OCLD/OCLD Regen: Optical regen with a 100G OCLD above 100G WaveLogic 3 OCLD N/A N/A 4/5 6 N/A

N/A

2/3

N/A

N/A Flex2 WaveLogic 3 OCLD Regen: Optical regen with four Flex2 WaveLogic 3 OCLDs in BPSK mode N/A Flex2 WaveLogic 3 OCLD Regen: Optical regen with one Flex2 WaveLogic 3 OCLD in QPSK mode below two Flex2 WaveLogic 3 OCLDs in BPSK mode N/A Flex2 WaveLogic 3 OCLD Regen: Optical regen with one Flex2 WaveLogic 3 OCLD in QPSK mode above two Flex2 WaveLogic 3 OCLDs in BPSK mode

N/A

N/A

N/A

1 and 2 & 3 and 4

N/A

N/A

N/A

4 & 5 and 6

N/A

N/A

N/A

1 and 2 & 3

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-52 100G circuit packs Table 2-9 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (7-slot shelf) Configuration 10x10GE MUX 100GE or OCI 10x10G MUX or 100G OCI 100G OCLD 100G Flex2 WaveLogic 3 WaveLogic 3 OCLD OCLD

Slots (see Note 1, Note 2, and Note 3) Note 1: The slot positions of the 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 10x10GE MUX/10x10G MUX, or 100GE OCI/100G OCI are not interchangeable. Note 2: Supported 100G configurations are: MOTR consists of: one 10x10GE MUX or 10x10G MUX circuit pack and one 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit pack (Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK mode), or one 10x10GE MUX or 10x10G MUX circuit pack and two Flex2 WaveLogic 3 OCLD circuit packs (Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK mode). OTR consists of: one 100GE OCI or 100G OCI circuit pack and one 100G OCLD or 100G WaveLogic 3 OCLD circuit pack, or one 100G OCI circuit pack and one Flex2 WaveLogic 3 OCLD circuit pack (Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK mode). or one 100G OCI circuit pack and two Flex2 WaveLogic 3 OCLD circuit packs (Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK mode), Regen consists of: two 100G OCLD circuit packs, or two 100G WaveLogic 3 circuit packs, or two Flex2 WaveLogic 3 circuit packs when in QPSK mode, or four Flex2 WaveLogic 3 circuit packs when in BPSK mode, or one 100G OCLD circuit pack and one 100G WaveLogic 3 OCLD circuit pack one Flex2 WaveLogic 3 OCLD circuit pack in QPSK mode and two Flex2 WaveLogic 3 OCLD circuit packs when the Flex2 WaveLogic 3 OCLD circuit packs are in BPSK mode.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-53 Table 2-9 (continued) 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD allowable slots (7-slot shelf) Configuration 10x10GE MUX 100GE or OCI 10x10G MUX or 100G OCI 100G OCLD 100G Flex2 WaveLogic 3 WaveLogic 3 OCLD OCLD

Slots (see Note 1, Note 2, and Note 3) Note 3: Mixing of different 100G groups (100G MOTR, 100G OTR, and 100G Regen) is allowed and all 100G-capable slots in a 6500 shelf can be equipped with 100G groups if the shelf is adequately powered. However, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding the shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8). Note 4: The Flex2 WaveLogic 3 OCLD circuit packs can only be mated with 100G OCI circuit packs (NTK529AC) to form a 100G OTR. The Flex2 WaveLogic 3 OCLD circuit packs cannot be mated with 100GE OCI circuit packs (NTK529AAE5) to form a 100G OTR.

cannot be equipped in the 2-slot shelf. two 100G MOTR groups (10x10G MUX/100G OCLD or 10x10G MUX/100G WaveLogic 3 OCLD, or 10x10G MUX/Flex2 WaveLogic 3 OCLD) provisioned in consecutive slots can be configured as 1+1 protection using TPT: For 10x10G MUX circuit pack mated with 100G OCLD circuit pack, the mate 100G OCLD circuit pack must be provisioned in the adjacent slot to the right. The valid protection group slots are {1, 2/3} and {4, 5/6}, or {9, 10/11} and {12, 13/14} in a 14-slot shelf; {1, 2/3} and {4, 5/6}, {13, 14/15} and {16, 17/18}, {21, 22/23} and {24, 25/26}, or {33, 34/35} and {36, 37/38} in a 32-slot shelf; {1, 2/3} and {4, 5/6} in a 7-slot shelf. For 10x10G MUX circuit pack mated with 100G WaveLogic 3 OCLD circuit pack or Flex2 WaveLogic 3 OCLD circuit pack when in QPSK mode, the 10x10G MUX circuit packs must be in between the 100G WaveLogic 3 OCLD or Flex2 WaveLogic 3 OCLD circuit packs. The valid protection group slots are {1o, 2m} and {3m, 4o}, or {11o, 12m} and {13m, 14o} in a 14-slot shelf; {1o, 2m} and {3m, 4o}, {5o, 6m} and {7m, 8o}, {11o, 12m} and {13m, 14o}, {15o, 16m} and {17m, 18o}, {21o, 22m} and {23m, 24o}, {25o, 26m} and {27m, 28o}, {31o, 32m} and {33m, 34o}, or {35o, 36m} and {37m, 38o} in a 32-slot shelf; {1o, 2m} and {3m, 4o} in a 7-slot shelf, where o stands for 100G WaveLogic 3 OCLD or Flex2 WaveLogic 3 OCLD circuit pack and m stands for 10x10G MUX circuit pack.

the maximum number of back-to-back 100G OCLD/100G OCLD regenerator sites is eight.
40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

2-54 100G circuit packs

the maximum number of back-to-back 100G WaveLogic 3 OCLD/100G WaveLogic 3 OCLD regenerator sites is 16. the maximum number of back-to-back Flex2 WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD regenerator sites is 16. the maximum number of back-to-back 100G OCLD/100G WaveLogic 3 OCLD regenerator sites is 1. can be equipped in the same shelf with any other type of circuit pack. requires high flow cooling fan modules (NTK507LDE5, NTK507MDE5, NTK507LS, and NTK507MS) when equipped in a 14-slot shelf. requires that all unequipped slots be equipped with filler circuit packs (NTK505YA). requires that the 6500 shelf is equipped with the SP-2 shelf processor (NTK555CAE5, NTK555EAE5, or NTK555FAE5) or an SPAP-2 w/2xOSC (NTK555NA) in the case of a 7-slot optical Type 2 shelf (NTK503KA), otherwise the 100G UOCLD equipment does not provision. does not use any cross-connect capacity and can be installed in shelves equipped with or without cross-connect circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-55

Technical specifications
Table 2-10 lists the weight, power consumption, transmitter, and receiver specifications for the 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD optical interface circuit packs.
Table 2-10 Technical specifications for 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD optical interface circuit packs (100G line interface) Parameter 100G OCLD (NTK539TAE5/ NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5) 2.9 kg (6.4 lb) Typical (W): 285 (see Note 1) Power Budget (W): 316 (see Note 2 and Note 3) 100G WaveLogic 3 OCLD (NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH) 1.9 kg (4.1 lb) Typical (W): 170 (see Note 1) Flex2 WaveLogic 3 OCLD (NTK539BB/ NTK539BE/ NTK539BH)

Weight (estimated) Power consumption

1.9 kg (4.1 lb) Typical (W): 185 (see Note 1)

Power Budget (W): 191 Power Budget (W): 203 (see Note 2) (see Note 2)

Transmitter Connector type Laser modulation LC eDC100 CoFDM dual-polarization QPSK modulation LC WaveLogic 3 dual polarization QPSK modulation LC WaveLogic 3 dual polarization QPSK modulation WaveLogic 3 dual polarization BPSK modulation Laser spectral width Line rate < 1 MHz 116.4 Gbit/s (carried as 14.55 Gbaud CoFDM dual-polarization QPSK) < 1 MHz 137.85 Gbit/s (carried as 34.46 Gbaud dual polarized QPSK) < 1 MHz 137.85 Gbit/s (carried as 34.46 Gbaud dual polarized QPSK) 69.21 Gbit/s (carried as 34.61 Gbaud dual polarized BPSK) Tunable wavelength range 1527.99 nm to 1565.50 nm (see Table 2-6 on page 2-24 for a list of supported wavelengths) 1528.77 nm to 1566.72 nm (see Table 2-6 on page 2-24 for a list of supported wavelengths) 1528.77 nm to 1566.72 nm (see Table 2-6 on page 2-24 for a list of supported wavelengths)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-56 100G circuit packs Table 2-10 (continued) Technical specifications for 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD optical interface circuit packs (100G line interface) Parameter 100G OCLD (NTK539TAE5/ NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5) 50 GHz +/- 2.5 GHz -11 to -1 dBm for NTK539TAE5, NTK539TBE5, NTK539TCE5, NTK539TDE5, NTK539TEE5 variants -11 to -2 dBm for NTK539TJE5 variant Tx power monitor accuracy +/- 0.8 dB 100G WaveLogic 3 OCLD (NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH) 50 GHz +/- 2.5 GHz -11 to +4 dBm for NTK539UA, NTK539UB, NTK539UC, NTK539UD, NTK539UE, NTK539UH variants +/- 0.8 dB Receiver Receiver type Connector type Receiver sensitivity (minimum EOL) Receiver overload Pin Coherent LC -26 dBm (see Note 4) Balanced Pin Coherent Balanced Pin Coherent LC -20 dBm (per channel) (see Note 5 and Note 6) +5 dBm (per channel) (see Note 6 and Note 8) +5 dBm (total power) (see Note 6 and Note 9) Receiver damage level Rx power monitor accuracy +16 dBm +17 dBm (total power) (see Note 6) LC -20 dBm (per channel) (see Note 5 and Note 6) +5 dBm (per channel) (see Note 6 and Note 8) +5 dBm (total power) (see Note 6 and Note 9) +17 dBm (total power) (see Note 6) Flex2 WaveLogic 3 OCLD (NTK539BB/ NTK539BE/ NTK539BH)

Tunable wavelength spacing Central wavelength accuracy Transmit output power

50 GHz +/- 2.5 GHz -11 to +4 dBm for NTK539BB, NTK539BE, NTK539BH variants

+/- 0.8 dB

+7 dBm (see Note 7)

+/- 0.5 dB at power levels +/- 0.5 dB (total power) +/- 0.5 dB (total power) >= -10 dBm at power levels >= -10 at power levels >= -10 dBm (see Note 6) dBm (see Note 6)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-57 Table 2-10 (continued) Technical specifications for 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD optical interface circuit packs (100G line interface) Parameter 100G OCLD (NTK539TAE5/ NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5) 14.5 dB for NTK539TAE5, NTK539TBE5, NTK539TCE5, NTK539TDE5, NTK539TEE5 variants 14.1 dB for NTK539TJE5 variant FEC coding gain at 1E-15 9.2 dB (using Ciena proprietary FEC) Polarization Mode Dispersion (PMD) tolerance 20 ps [mean DGD] for NTK539TAE5 20 ps [mean DGD] for NTK539TJE5 10 ps [mean DGD] for NTK539TBE5 8 ps [mean DGD] for NTK539TCE5 8 ps [mean DGD] for NTK539TDE5 20 ps [mean DGD] for NTK539TEE5 Polarization dependent loss (PDL) ROADM support 2 dB Up to 10 (estimate) 2 dB Up to 16 (estimate) 2 dB Up to 16 (estimate) 11.7 dB (using Ciena proprietary FEC) (see Note 10) 11.7 dB (using Ciena proprietary FEC) (see Note 10) 100G WaveLogic 3 OCLD (NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH) Flex2 WaveLogic 3 OCLD (NTK539BB/ NTK539BE/ NTK539BH)

Rx optical signal to noise ratio (OSNR)

12 dB for NTK539UA, 12 dB for QPSK mode NTK539UB, 9 dB for BPSK mode NTK539UE, NTK539UH 14 dB for NTK539UC, NTK539UD

50 ps [mean DGD] for 50 ps [mean DGD] for NTK539BE, NTK539UE, NTK539BH NTK539UH 30 ps [mean DGD] for 10 ps [mean DGD] for NTK539BB NTK539UA 10 ps [mean DGD] for NTK539UB, NTK539UC, NTK539UD

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-58 100G circuit packs Table 2-10 (continued) Technical specifications for 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD optical interface circuit packs (100G line interface) Parameter 100G OCLD (NTK539TAE5/ NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5) +/- 32000 ps/nm 100G WaveLogic 3 OCLD (NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH) +/- 80000 ps/nm for NTK539UB, NTK539UE, NTK539UH +/- 40000 ps/nm for NTK539UA, NTK539UC, NTK539UD Flex2 WaveLogic 3 OCLD (NTK539BB/ NTK539BE/ NTK539BH)

Chromatic dispersion tolerance

+/- 80000 ps/nm

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-59 Table 2-10 (continued) Technical specifications for 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD optical interface circuit packs (100G line interface) Parameter 100G OCLD (NTK539TAE5/ NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5) 1000+ km for NTK539TAE5 1600+ km for NTK539TJE5 1000+ km for NTK539TBE5 Up to 600 km for NTK539TCE5 Up to 300 km for NTK539TDE5 Submarine reach for NTK539TEE5 100G WaveLogic 3 OCLD (NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH) Up to 1800 km for NTK539UA Application-specific for NTK539UB, NTK539UH Submarine reach for NTK539UE Up to 1000 km for NTK539UC Up to 300 km for NTK539UD Flex2 WaveLogic 3 OCLD (NTK539BB/ NTK539BE/ NTK539BH)

Reach (see Note 11)

Application-specific

Note 1: The typical power consumption values are based on operation at an ambient temperature of 25 (+/-3oC) and voltage of 54 V dc (+/-2.5 V). Note 2: The power budget values are based on the maximum power consumption in an ambient temperature range from 5oC to 40oC at a voltage of 40 V dc (+/-2.5 V). These values must be used in sizing feeders and estimating theoretical maximum power draw. Note 3: This circuit pack occupies two slots in the shelf and half the power is drawn from each slot. In a 32-slot shelf, the software assumes that the power budget applies to the zone associated with the left-most slot even if the circuit pack occupies two slots which are in different power zones. Note 4: The minimum received power level is -28 dBm, which does not take into account any Rx power monitor inaccuracy. Note 5: The minimum per channel received power level is -20 dBm which does not take into account any Rx power monitor inaccuracy. For stretched single span applications, -21dBm Receiver sensitivity is also supported.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-60 100G circuit packs Table 2-10 (continued) Technical specifications for 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD optical interface circuit packs (100G line interface) Parameter 100G OCLD (NTK539TAE5/ NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5) 100G WaveLogic 3 OCLD (NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH) Flex2 WaveLogic 3 OCLD (NTK539BB/ NTK539BE/ NTK539BH)

Note 6: The 100G WaveLogic 3 OCLD has two optical power detectors on its Rx interface. One for total input power (that is, the sum total of all the wavelengths, up to 12 when, connected to the CCMD12 circuit pack, and amplifier noise [ASE]) and one for channel input power (the channel corresponds to the wavelength the transmitter is tuned to). When the 100G WaveLogic 3 OCLD is used in colored Photonic systems, the two 100G WaveLogic 3 OCLD Rx interface detectors see similar power levels. In colored line systems, the total input power monitor is the preferred monitor for channel power since it is more accurate. Note 7: The maximum received power level is +7.5 dBm, which does not take into account any Rx power monitor inaccuracy. Note 8: The maximum per channel received power level is +5 dBm, which does not take into account any Rx power monitor inaccuracy. Note 9: The maximum received power level is +5.5 dBm, which does not take into account any Rx power monitor inaccuracy. Note 10: FEC coding gain is 11.7 dB when the OTM4 facility Performance Optimized Mode parameter is set to OptimizationMode1 (for best reach performance). FEC coding gain is 11.1 dB when the OTM4 facility Performance Optimized Mode parameter is set to OptimizationMode2 (for best latency). Note 11: Maximum allowed reach is subject to appropriate link engineering analysis. You must follow the normal link engineering rules.

Latency
Refer to Latency specifications for 100G and Flex2 WaveLogic 3 OCLD circuit packs on page 2-112 for 100G OCLD, Flex2 WaveLogic 3 OCLD, and 100G WaveLogic 3 OCLD latency values.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-61

100G OCI circuit packs (NTK529AAE5 and NTK529AC) Overview


This release of 6500 supports two variants of the 100G OCI circuit packs: 100G OCI 100GE 1xCFP (NTK529AAE5) circuit pack (also referred to as 100GE OCI) This type of circuit pack is used to transparently map a 100GE client onto an adjacent 100G OCLD or 100G WaveLogic 3 OCLD line interface circuit pack (OPU4/ODU4 frame interface) at 104.8 Gbit/s via the backplane. The 100GE OCI must be equipped with a 100G CFP based client interface that support ETH100G (100GBASE-R). The CFP module has a larger form factor than a SFP, SFP+, or XFP module and supports much higher data rates. Figure 2-16 shows the faceplate of a 100GE OCI circuit pack, and Figure 2-17 shows the functional block diagram of a 100GE OCI circuit pack.
Figure 2-16 100GE OCI circuit pack faceplate
Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off
T 1 R

100G OCI 100GE 1xCFP

Fail Ready In Use

Transmit/receive CFP dual LC connector

Yellow circle (LOS) - Used to communicate Rx Loss of Signal

Hazard level:

S/N NT030MEE9999E

Type A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

NTUD99EE

EEEEE99999

R99

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-62 100G circuit packs Figure 2-17 100GE OCI circuit pack block diagram (NTK529AAE5)

Left Mate

Backplane

Backplane Interface

OTU4 Mapper

PHY 100G CFP

Right Mate

Processor Module

Sync

Power Supply

Legend PHY Physical layer adapter

As shown in Figure 2-18 on page 2-63, 100GE OCI and 100G OCLD or 100G WaveLogic 3 OCLD circuit packs can form an optical transponder (100G OTR).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-63 Figure 2-18 100GE OCI circuit packs functions

Optical Transponder 100GbE OTU4 100G Client (ETH100G) G.709 OTU4 Line

100GE OCI/100G OCLD or 100GE OCI/100G WaveLogic 3 OCLD

100G OCI Multi-Protocol 1xCFP (NTK529AC) circuit pack (also referred to as 100G OCI) This type of circuit pack is used to transparently map a 100GE client onto an adjacent 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD line interface circuit pack (OPU4/ODU4 frame interface) at 104.8 Gbit/s via the backplane. Unlike 100GE OCI circuit pack, the 100G OCI circuit pack can also support OTU4 client rate. The 100G OCI must be equipped with a 100G CFP based client interface that support ETH100G or OTU4 (100GBASE-R or OTU4). The CFP module has a larger form factor than a SFP, SFP+, or XFP module and supports much higher data rates. Figure 2-19 on page 2-64 shows the faceplate of a 100G OCI circuit pack, and Figure 2-20 on page 2-65 shows the functional block diagram of a 100G OCI circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-64 100G circuit packs Figure 2-19 100G OCI circuit pack faceplate

100G OCI Multi-Protocol 1xCFP Fail Ready In Use

Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off
T 1 R

Transmit/receive CFP dual LC connector

Yellow circle (LOS) - Used to communicate Rx Loss of Signal

Hazard level:

S/N NT030MEE9999E

Type A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

NTUD99EE

EEEEE99999

R99

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-65 Figure 2-20 100G OCI circuit pack block diagram (NTK529AC)

Left Mate

Backplane

Backplane Interface

OTU4 Mapper

100G CFP

Right Mate

Processor Module

Sync

Power Supply

As shown in Figure 2-21 on page 2-66 and Figure 2-22 on page 2-66, 100G OCI and 100G OCLD, 100G WaveLogic 3 OCLD, and Flex2 WaveLogic 3 OCLD circuit packs can form an optical transponder (100G OTR).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-66 100G circuit packs Figure 2-21 100G OCI circuit packs functions (Flex2 WaveLogic 3 OCLD circuit pack in QPSK modulation format)
Optical Transponder

100G OCI/100G OCLD or 100G OCI/ 100G WaveLogic3 OCLD or 100G OCI/ Flex2 WaveLogic3 OCLD Note: The Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK modulation format.

Figure 2-22 100G OCI circuit packs functions (Flex2 WaveLogic 3 OCLD circuit pack in BPSK modulation format)

Note: The Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK modulation format.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

100GbE OTU4

OTU4

Optical Transponder
OTU4 (prime) 100GbE OTU4 100G Client (ETH100G or OTU4) G.709 OTU4 Line G.709 OTU4 Line

100G OCI/ Flex2 WaveLogic3 OCLD/ Flex2 WaveLogic3 OCLD

100G Client (ETH100G or OTU4)

G.709 OTU4 Line

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

OTU4 (member)

100G circuit packs 2-67

Supported functionality
The 100GE OCI circuit pack (NTK529AAE5) and 100G OCI (NTK529AC) circuit pack provide the following functionality.

Line support
There are no line ports on the 100GE OCI or 100G OCI circuit pack. A virtual aggregate OTM4 facility (port 1) is automatically provisioned on the circuit pack when the client is ETH100G.

Client support
one 100GE (ETH100G) CFP client interface (port 1) on 100GE OCI circuit pack supporting ETH100G client rate. one 100GE (ETH100G/OTM4) CFP client interface (port 1) on 100G OCI circuit pack supporting the following client rates: 100GBASE-R (103.125 Gbit/s) OTU4 (111.8 Gbit/s)

a virtual OTM4 mapping facility is auto-created (virtual port 1) when ETH100G client is provisioned same form and fit as 100G OCLD, all physical attributes (including LEDs) are at parity with 100G OCLD facilitates client-side interworking at ETH100G/OTM4 signal rates full transparency for ETH100G clients ODU4 transparency on the OTU4 client of the 100G OCI circuit pack variant

100GE OCI circuit pack supports facility and terminal loopbacks on its ETH100G client facility. Terminal loopback on the 100GE OCI turns off the transmit laser. 100G OCI circuit pack supports facility and terminal loopbacks on its client facility (ETH100G or OTM4). Terminal loopback on the 100G OCI turns off the transmit laser. G.709 wrapper (OTU4) GCC1/GCC0 data communications channels between 100GE OCI and/or 100G OCI OTM4 mapping facilities supports client side GCC0 data communications channels on the 100G OCI circuit pack variant when it is provisioned for ETH100G client interworking between 100GE OCI circuit pack variant and 100G OCI circuit pack variant is supported if the client port in 100G OCI circuit pack variant is also provisioned as ETH100G

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-68 100G circuit packs

no external bits sources required (line timing or on board reference clocking is used) clients protocols and mappings on 100GE OCI circuit pack are shown in Table 2-11:

Table 2-11 Client protocols and mapping for 100GE OCI circuit pack (NTK529AAE5) Client protocol (rate) OPUk (rate) (see Note) Mapping procedure Proprietary Asynchronous Mapping Procedure, PT= 0x8B Generic Mapping Procedure (GMP), PT= 0x07 Transparency Data and timing transparent

100GBASE-R OPU4 (103.125G100ppm) (104.356G20ppm) 100GBASE-R OPU4 (103.125G100ppm) (104.356G20ppm)

Data and timing transparent

Note: OTU4 rate is OPU4 rate x 255/238 = 111.810G 20 ppm.

clients protocols and mappings on 100G OCI circuit pack are shown in Table 2-12:

Table 2-12 Client protocols and mapping for 100G OCI circuit pack (NTK529AC) Client protocol (rate) OPUk (rate) (see Note) Mapping procedure Generic Mapping Procedure (GMP), PT= 0x07 N/A Transparency Data and timing transparent

100GBASE-R OPU4 (103.125G100ppm) (104.356G20ppm) OTU4 N/A (111.810G20ppm)

ODU4 transparent, timing transparent

Note: OTU4 rate is OPU4 rate x 255/238 = 111.810G 20 ppm.

Cross-connection types
The 100GE OCI and 100G OCI circuit pack only supports the 2WAY (Bidirectional) transponder cross-connection type.

Cross-connection rates
The 100GE OCI and 100G OCI circuit pack only supports the ODU4 transponder cross-connection rate.

Supported CFPs
Table 2-13 on page 2-69 provides a list of the CFPs that are supported on the 100GE OCI and 100G OCI circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-69 Table 2-13 Supported CFP modules for the 100GE OCI/100G OCI circuit pack Interface circuit pack Supported CFP module

ATTENTION
Not all of the available facilities in a CFP may be supported by the 100GE OCI or 100G OCI circuit pack. Refer to Table 2-27 on page 2-145 to find out which facility types can be supported by 100GE OCI or 100G OCI circuit packs. 100G OCI 100GE 1xCFP (NTK529AAE5) (see Note 1 and Note 3) PCFP 100GBASE-LR4, 4x25G WDM, SMF, 1310nm, 10km CFP (NTTA01BJE6) 100GBASE-LR4,4x25G WDM, SMF, 1310nm, 10km SC CFP (NTTA01FJE6) 103.1G-111.8G, 4x25G WDM, SMF, 1310nm, 10km CFP (NTTA03BJE6)

103.1G-111.8G, 10x10G, MMF, 850 nm, 100m, MPO CFP (NTTA03AA)


103.1G-111.8G, 10x10G WDM, SMF, 1550nm, 10km CFP (NTTA03GJ) 103.1G-111.8G, 10x10G WDM, SMF, 1550 nm, 2km CFP (NTTA03HE) 100G OCI Multi-Protocol 1xCFP (NTK529AC) (see Note 2 and Note 3) PCFP 100GBASE-LR4, 4x25G WDM, SMF, 1310nm, 10km CFP (NTTA01BJE6) 100GBASE-LR4,4x25G WDM, SMF, 1310nm, 10km SC CFP (NTTA01FJE6) 103.1G-111.8G, 4x25G WDM, SMF, 1310nm, 10km CFP (NTTA03BJE6)

103.1G-111.8G, 10x10G, MMF, 850 nm, 100m, MPO CFP (NTTA03AA)


103.1G-111.8G, 10x10G WDM, SMF, 1550nm, 10km CFP (NTTA03GJ) 103.1G-111.8G, 10x10G WDM, SMF, 1550 nm, 2km CFP (NTTA03HE) 103.1G, 4x25G, WDM, SMF, 1310 nm, 10km CFP (160-9113-900) 103.1G-111.8G, 4x25G, WDM, SMF, 1310 nm, 10km CFP (160-9114-900)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-70 100G circuit packs Table 2-13 Supported CFP modules for the 100GE OCI/100G OCI circuit pack Interface circuit pack Supported CFP module

Note 1: On the 100GE OCI circuit packs, port 1 is the client interface (ETH100G). There are no line ports on 100GE OCI circuit packs. A virtual OTM4 port 100 is also provisioned by software internally on the circuit pack. This is a mapping port used to demarcate the ODU4 layer but does not have a physical connection. Note 2: On the 100G OCI circuit packs, port 1 is the client interface (ETH100G or OTM4). There are no line ports on 100G OCI circuit packs. A virtual OTM4 port 1 is provisioned by software internally on the circuit pack when the client interface is set to ETH100G. This is a mapping port used to demarcate the ODU4 layer but does not have a physical connection. Note 3: The CFP module has a larger form factor than a SFP, SFP+, or XFP module and supports much higher data rates.

Performance monitoring
The 100GE OCI and 100G OCI circuit pack supports the following monitored entities: OTM4 mapping layer interface PM collection for ODU4 layer Client interfaces PM collection for OTU4 layer (100G OCI circuit pack only) PM collection for ODU4 layer (100G OCI circuit pack only) PM collection for TCMTTP and TCMCTP facilities (100G OCI circuit pack only) PM collection for ETH100G facilities PM collection of Physical layer for OTM4 (100G OCI circuit pack only) PM collection of Physical layer for ETH100G facilities operational measurements for ETH100G facilities For detailed information and procedures associated with performance monitoring, refer to Fault Management - Performance Monitoring, 323-1851-520.

Alarms
For a complete list of alarm clearing procedures for 6500, refer to Part 1 and Part 2 of Fault Management - Alarm Clearing, 323-1851-543.
Equipment alarms

Circuit Pack Missing Circuit Pack Mismatch

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-71

Circuit Pack Failed Autoprovisioning Mismatch Intercard Suspected Internal Mgmt Comms Suspected Circuit Pack Latch Open Provisioning Incompatible Database Not Recovered For Slot Circuit Pack Upgrade Failed Circuit pack Operational Capability exceeded Client Circuit Pack Missing - Pluggable Circuit Pack Mismatch - Pluggable Client Circuit Pack Failed - Pluggable Client Circuit Pack Unknown - Pluggable Autoprovisioning Mismatch - Pluggable Intercard Suspected - Pluggable provisioning Incompatible - Pluggable

Pluggable alarms

OTM facility alarms

ODU AIS ODU LCK ODU OCI ODU Trace Identifier Mismatch ODU BDI OPU AIS OPU Payload Type Mismatch GCC1 Link Fail GCC1 OSPF Adjacency Loss Laser Off Far End failure triggered Loopback Active - Facility Loopback Active - Terminal Far End Client Rx Signal Failure Integrated Test Set Configured

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-72 100G circuit packs

Integrated Test Set Data Save In Progress Event Log Full

Ethernet and fiber channel facility alarms

Loss Of Signal Loss of Data Synch Loss Of Clock Loss Of Frame Excessive Error Ratio Local Fault Remote Fault Laser Off Far End failure triggered Loopback Active - Facility Loopback Active - Terminal Rx Power Out of Range Integrated Test Set Configured Integrated Test Set Data Save In Progress Event Log Full ODU BDI ODU AIS ODU LCK ODU OCI TCM Loss of Tandem Connection ODU Signal Degrade

TCM Facility alarms (100G OCI)

WAN alarms

CMF UPI Mismatch Software Auto-Upgrade in Progress Software Auto-Upgrade Failed

Software Auto-Upgrade alarms

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-73

Equipping rules
The following equipping rules apply to 100GE OCI and 100G OCI circuit packs: 100GE OCI (NTK529AAE5) occupies two slots, and offers one 100GE client port. 100G OCI (NTK529AC) occupies one slot, and offers one 100G client port. 100GE OCI (NTK529AAE5) is identified by the left-hand slot number of the two occupied slots. 100G OCI (NTK529AC) is identified by the slot number of the occupied slot. can be equipped in the 14-slot converged optical, 14-slot packet-optical, converged optical/front electrical, or 14-slot converged optical/rear electrical shelf as shown in Table 2-14.

Table 2-14 100GE OCI and 100G OCI allowable slots (14-slot shelf) Configuration 100GE OCI 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 100G OCI OCLD OCLD Slots (see Note 1, Note 2, Note 3, Note 4) 100G OTR: 3/4 Unprotected optical transponder with 100GE 9/10 OCI to the left of 100G OCLD 100G OTR: Unprotected optical transponder with 100G OCI to the left of 100G OCLD 1 4 9 12 4/5 100G OTR: Unprotected optical transponder with 100GE 12/13 OCI to the left of 100G WaveLogic 3 OCLD 5/6 11/12 2/3 5/6 10/11 13/14 N/A N/A N/A N/A N/A N/A N/A N/A 6 14 N/A N/A N/A N/A N/A N/A N/A N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-74 100G circuit packs Table 2-14 (continued) 100GE OCI and 100G OCI allowable slots (14-slot shelf) Configuration 100GE OCI 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 100G OCI OCLD OCLD Slots (see Note 1, Note 2, Note 3, Note 4) 100G OTR: Unprotected optical transponder with 100GE OCI to the right of 100G WaveLogic 3 OCLD 2/3 N/A (not supported if using version 1 of 1 N/A (not supported if using version 1 of 14-slot

14-slot converged shelves)


10/11 100G OTR: Unprotected optical transponder with 100G OCI to the left of 100G WaveLogic 3 OCLD 100G OTR: Unprotected optical muxponder with 100G OCI to the right of 100G WaveLogic 3 OCLD 3 9 13 2 6 12 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A

converged shelves)
9 4 10 14 1 5 11 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4 10 14 1 5 11 5 and 6 13 and 14

3 100G OTR (see Note 5): Unprotected optical transponder with 100G 9 OCI to the left of Flex2 WaveLogic 3 OCLD in 13 QPSK mode 100G OTR (see Note 5): 2 Unprotected optical muxponder with 100G 6 OCI to the right of Flex2 WaveLogic 3 OCLD 12 in QPSK mode 100G OTR (see Note 5): Unprotected optical transponder with 100G OCI to the left of two Flex2 WaveLogic 3 OCLDs in BPSK mode 100G OTR (see Note 5): Unprotected optical transponder with 100G OCI to the right of two Flex2 WaveLogic 3 OCLDs in BPSK mode 4 12

3 11

N/A N/A

N/A N/A

1 and 2 9 and 10

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-75 Table 2-14 (continued) 100GE OCI and 100G OCI allowable slots (14-slot shelf) Configuration Flex2 100GE OCI 100G OCLD 100G or WaveLogic 3 WaveLogic 3 OCLD OCLD 100G OCI Slots (see Note 1, Note 2, Note 3, Note 4) Note 1: The slot positions of the 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, or 100GE OCI/100G OCI are not interchangeable. Note 2: Supported 100G OTR consists of: one 100GE OCI or 100G OCI circuit pack and one 100G OCLD or 100G WaveLogic 3 OCLD circuit pack, or one 100G OCI circuit pack and one Flex2 WaveLogic 3 OCLD circuit pack (Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK mode), or one 100G OCI circuit pack and two Flex2 WaveLogic 3 OCLD circuit packs (Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK mode). Note 3: Mixing of different 100G groups (100G MOTR, 100G OTR, and 100G Regen) is allowed and all 100G-capable slots in a 6500 shelf can be equipped with 100G groups if the shelf is adequately powered. However, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding the shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8). Note 4: Slots 7 and 8 are excluded as there is no mate-to-mate tracking available to support the required 5.5 Gbps rate. Note 5: The Flex2 WaveLogic 3 OCLD circuit packs can only be mated with 100G OCI circuit packs (NTK529AC) to form a 100G OTR. The Flex2 WaveLogic 3 OCLD circuit packs cannot be mated with 100GE OCI circuit packs (NTK529AAE5) to form a 100G OTR.

can be equipped in the 32-slot packet-optical shelf as shown in Table 2-15 on page 2-76.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-76 100G circuit packs Table 2-15 100GE OCI and 100G OCI allowable slots (32-slot shelf) Configuration 100GE OCI 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G OTR: 1/2 Unprotected optical transponder with 100GE 5/6 OCI to the left of 100G OCLD 11/12 15/16 21/22 25/26 31/32 35/36 100G OTR: Unprotected optical transponder with 100G OCI to the left of 100G OCLD 1 4 13 16 21 24 33 36 6/7 100G OTR: Unprotected optical transponder with 100GE 14/15 OCI to the left of 26/27 100G WaveLogic 3 OCLD 34/35 4/5 100G OTR: Unprotected optical transponder with 100GE 12/13 OCI to the right of 24/25 100G WaveLogic 3 OCLD 32/33 3/4 7/8 13/14 17/18 23/24 27/28 33/34 37/38 2/3 5/6 14/15 17/18 22/23 25/26 34/35 37/38 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 8 16 28 36 3 11 23 31 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-77 Table 2-15 (continued) 100GE OCI and 100G OCI allowable slots (32-slot shelf) Configuration 100GE OCI 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G OTR: Unprotected optical transponder with 100G OCI to the left of 100G WaveLogic 3 OCLD 3 7 13 17 23 27 33 37 100G OTR: Unprotected optical transponder with 100G OCI to the right of 100G WaveLogic 3 OCLD 2 6 12 16 22 26 32 36 100G OTR: Unprotected optical transponder with 100G OCI to the left of Flex2 WaveLogic 3 OCLD in QPSK mode (see Note 4) 3 7 13 17 23 27 33 37 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4 8 14 18 24 28 34 38 1 5 11 15 21 25 31 35 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4 8 14 18 24 28 34 38

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-78 100G circuit packs Table 2-15 (continued) 100GE OCI and 100G OCI allowable slots (32-slot shelf) Configuration 100GE OCI 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G OTR: Unprotected optical transponder with 100G OCI to the right of Flex2 WaveLogic 3 OCLD in QPSK mode (see Note 4) 2 6 12 16 22 26 32 36 100G OTR: Unprotected optical transponder with 100G OCI to the left of two Flex2 WaveLogic 3 OCLDs in BPSK mode (see Note 4) 100G OTR: Unprotected optical transponder with 100G OCI to the right of two Flex2 WaveLogic 3 OCLDs in BPSK mode (see Note 4) 6 14 26 34 5 13 25 33 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 1 5 11 15 21 25 31 35 7 and 8 15 and 16 27 and 28 35 and 36 3 and 4 11 and 12 23 and 24 31 and 32

Note 1: The slot positions of the 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, or 100GE OCI/100G OCI are not interchangeable. Note 2: Supported 100G configurations are: OTR consists of: one 100GE OCI or 100G OCI circuit pack and one 100G OCLD or 100G WaveLogic 3 OCLD circuit pack, or one 100G OCI circuit pack and one Flex2 WaveLogic 3 OCLD circuit pack (Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK mode), or one 100G OCI circuit pack and two Flex2 WaveLogic 3 OCLD circuit packs (Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK mode).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-79 Table 2-15 (continued) 100GE OCI and 100G OCI allowable slots (32-slot shelf) Configuration 100GE OCI 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) Note 3: Mixing of different 100G groups (100G MOTR, 100G OTR, and 100G Regen) is allowed and all 100G-capable slots in a 6500 shelf can be equipped with 100G groups if the shelf is adequately powered. However, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding the shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8). Note 4: The Flex2 WaveLogic 3 OCLD circuit packs can only be mated with 100G OCI circuit packs (NTK529AC) to form a 100G OTR. The Flex2 WaveLogic 3 OCLD circuit packs cannot be mated with 100GE OCI circuit packs (NTK529AAE5) to form a 100G OTR.

can be equipped in the 7-slot optical shelf as shown in Table 2-16.

Table 2-16 100GE OCI and 100G OCI allowable slots (7-slot shelf) Configuration 100GE OCI 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G OTR: 1/2 Unprotected optical transponder with 100GE OCI below 100G OCLD 100G OTR: Unprotected optical transponder with 100G OCI below 100G OCLD 1 4 3/4 N/A N/A

2/3 5/6 N/A

N/A N/A 6

N/A N/A N/A

4/5 100G OTR: Unprotected optical transponder with 100GE OCI below 100G WaveLogic 3 OCLD 2/3 100G OTR: Unprotected optical transponder with 100GE OCI above 100G WaveLogic 3 OCLD 100G OTR: Unprotected optical transponder with 100G OCI below 100G WaveLogic 3 OCLD 3

N/A

N/A

N/A

N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-80 100G circuit packs Table 2-16 (continued) 100GE OCI and 100G OCI allowable slots (7-slot shelf) Configuration 100GE OCI 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G OTR: Unprotected optical transponder with 100G OCI above 100G WaveLogic 3 OCLD 100G OTR: Unprotected optical transponder with 100G OCI below Flex2 WaveLogic 3 OCLD in QPSK mode (see Note 4) 100G OTR: Unprotected optical transponder with 100G OCI above Flex2 WaveLogic 3 OCLD in QPSK mode (see Note 4) 2 6 N/A N/A 1 5 N/A N/A

N/A

N/A

2 6

N/A N/A

N/A N/A

1 5

4 100G OTR: Unprotected optical transponder with 100G OCI below two Flex2 WaveLogic 3 OCLDs in BPSK mode (see Note 4) 3 100G OTR: Unprotected optical transponder with 100G OCI above two Flex2 WaveLogic 3 OCLDs in BPSK mode (see Note 4)

N/A

N/A

5 and 6

N/A

N/A

1 and 2

Note 1: The slot positions of the 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, or 100GE OCI/100G OCI are not interchangeable. Note 2: Supported 100G configurations are: OTR consists of: one 100GE OCI or 100G OCI circuit pack and one 100G OCLD or 100G WaveLogic 3 OCLD circuit pack, or one 100G OCI circuit pack and one Flex2 WaveLogic 3 OCLD circuit pack (Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK mode), or one 100G OCI circuit pack and two Flex2 WaveLogic 3 OCLD circuit packs (Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK mode).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-81 Table 2-16 (continued) 100GE OCI and 100G OCI allowable slots (7-slot shelf) Configuration 100GE OCI 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 100G OCI OCLD OCLD Slots (see Note 1, Note 2, and Note 3) Note 3: Mixing of different 100G groups (100G MOTR, 100G OTR, and 100G Regen) is allowed and all 100G-capable slots in a 6500 shelf can be equipped with 100G groups if the shelf is adequately powered. However, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding the shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8). Note 4: The Flex2 WaveLogic 3 OCLD circuit packs can only be mated with 100G OCI circuit packs (NTK529AC) to form a 100G OTR. The Flex2 WaveLogic 3 OCLD circuit packs cannot be mated with 100GE OCI circuit packs (NTK529AAE5) to form a 100G OTR.

cannot be equipped in the 2-slot shelf. can be equipped in the same shelf with any other type of circuit pack. requires high flow cooling fan modules (NTK507LDE5, NTK507MDE5, NTK507LS, and NTK507MS) when equipped in a 14-slot shelf. requires that all unequipped slots be equipped with filler circuit packs (NTK505YA). requires that the 6500 shelf is equipped with the SP-2 shelf processor (NTK555CAE5, NTK555EAE5, or NTK555FAE5) or an SPAP-2 w/2xOSC (NTK555NA) in the case of a 7-slot optical Type 2 shelf (NTK503KA), otherwise the 100G UOCLD equipment does not provision. does not use any cross-connect capacity and can be installed in shelves equipped with or without cross-connect circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-82 100G circuit packs

Technical specifications
Table 2-17 lists the weight, power consumption, and CFP specifications for the 100GE OCI and 100G OCI optical interface circuit pack.
Table 2-17 Technical specifications for 100GE OCI and 100G OCI optical interface circuit pack Parameter Weight (estimated) Power consumption 100GE OCI (NTK529AAE5) 1.8 kg (3.9 lb) 100G OCI (NTK529AC) 1.5 kg (3.3 lb)

Typical (W): 78 (see Note 1 and Typical (W): 85 (see Note 1, Note 3) Note 3, and Note 4) Power Budget (W): 94 (see Note 2 and Note 3) CFP specifications (see Note 5) Power Budget (W): 95 (see Note 2 and Note 3)

Note 1: The typical power consumption values are based on operation at an ambient temperature of 25 (+/-3oC) and voltage of 54 V dc (+/-2.5 V). Note 2: The power budget values are based on the maximum power consumption in an ambient temperature range from 4oC to 40oC at a voltage of 40 V dc (+/-2.5 V). These values must be used in sizing feeders and estimating theoretical maximum power draw. Note 3: For this circuit pack that must be equipped with CFP, the power values published in this table do not include CFP power values. You must add CFP power value to typical or power budget values per CFP. Note 4: The power values for this circuit pack are based on operation with an OTU4 client protocol. When operating at 100GE (ETH100G) rates, the typical power is 9W less than stated. Note 5: For optical CFP client specifications, see the following section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8): CFP optical specifications.

Latency
Refer to Latency specifications for 100G and Flex2 WaveLogic 3 OCLD circuit packs on page 2-112 for 100GE OCI and 100G OCI latency values.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-83

100G MUX circuit packs (NTK529BAE5 and NTK529BBE5) Overview


This release of 6500 supports two variants of the 100G MUX circuit packs: 10x10G MUX 10GE 10xSFP+ (NTK529BAE5) circuit pack (also referred to as 10x10GE MUX) This type of circuit pack is used for transparent aggregation of up to ten 10GE client channels for handoff across the backplane to the adjacent 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit pack. Each 10GE client is asynchronously multiplexed, and then transmitted (as OTU4) to the 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD via the backplane. The 10x10GE MUX can be equipped with ten 10G SFP+ based client interfaces that support ETH10G (10GBASE-LR). Each 10GE client is independently configurable and independently operated. The SFP+ module has the same form factor as a conventional SFP module but supports higher data rates. Figure 2-23 on page 2-84 shows the faceplate of a 10x10GE MUX circuit pack, and Figure 2-24 on page 2-85 shows the functional block diagram of a 10x10GE MUX circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-84 100G circuit packs Figure 2-23 10x10GE MUX circuit pack faceplate

Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card Failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off Transmit/receive SFP+ dual LC connector

10x10G MUX 10GE 10xSFP+

Red/yellow bi-color circle (Fail/LOS) - Used to communicate Rx Loss of Signal/optical module (SFP+) fail - Red = module fail; Yellow = Rx Loss of Signal

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-85 Figure 2-24 10x10GE MUX circuit pack block diagram (NTK529BAE5)

10G Client Monitor Left Mate 10G OTN Mapper 10G OTN Mapper 10G OTN Mapper

PHY

SFP+

PHY

SFP+ 2

PHY

SFP+ 3

PHY

SFP+ 4

Backplane

Backplane Interface

OTU4 Mapper/ Demapper

10G OTN Mapper 10G OTN Mapper 10G OTN Mapper 10G OTN Mapper

PHY

SFP+ 5

PHY

SFP+

PHY

SFP+

PHY

SFP+

Right Mate

10G OTN Mapper 10G OTN Mapper

PHY

SFP+ 9

PHY

SFP+ 10

Processor Module

Sync

Power Supply

Legend PHY Physical layer adapter

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-86 100G circuit packs

As shown in Figure 2-25 on page 2-87 and Figure 2-26 on page 2-88, 10x10GE MUX circuit packs can form unprotected optical muxponders (100G MOTRs) for 10G service aggregation (when used in conjunction with a 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD) and various service aggregations (when used in conjunction with a 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD and another type of circuit pack such as L2 MOTR or FLEX MOTR circuit pack). Back-to-back regenerator is also supported.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-87 Figure 2-25 10x10GE MUX circuit packs functions (Flex2 WaveLogic 3 OCLD circuit pack in QPSK modulation format)
10G service aggregation
OTU4

GbE aggregation Up to 10 times


G.709 OTU4 Line 10GbE LAN PHY OTU4

Note: The Flex2 WaveLogic 3 OCLD circuit packs must be in QPSK modulation format.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

10GbE LAN PHY

G.709 OTU4 Line Various

10G Client

10x10GE MUX/ 100G OCLD or 10x10GE MUX/ 100G WaveLogic 3 OCLD or 10x10GE MUX/ Flex2 WaveLogic 3 OCLD

10G Client

L2 MOTR

Various service aggregation Up to 10 times


G.709 OTU4 Line OTU4

GbE

10x10GE MUX/ 100G OCLD or 10x10GE MUX/ 100G WaveLogic 3 OCLD or 10x10GE MUX/ Flex2 WaveLogic 3 OCLD

10G Client

FLEX MOTR

10x10GE MUX/ 100G OCLD or 10x10GE MUX/ 100G WaveLogic 3 OCLD or 10x10GE MUX/ Flex2 WaveLogic 3 OCLD

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-88 100G circuit packs Figure 2-26 10x10GE MUX circuit packs functions (Flex2 WaveLogic 3 OCLD circuit pack in BPSK modulation format)
10G service aggregation
OTU4 (prime)

GbE aggregation
OTU4 (prime)

Up to 10 times
G.709 OTU4 Line G.709 OTU4 Line 10GbE LAN PHY 10G Client

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

10GbE LAN PHY

G.709 OTU4 Line

G.709 OTU4 Line

10x10GE MUX/ Flex2 WaveLogic 3 OCLD/ Flex2 WaveLogic 3 OCLD

Note: The Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK modulation format.

10G Client

L2 MOTR

GbE

OTU4 (member)

Up to 10 times
G.709 OTU4 Line G.709 OTU4 Line

OTU4 (member) FLEX MOTR

10x10GE MUX/ Flex2 WaveLogic 3 OCLD/ Flex2 WaveLogic 3 OCLD

Various service aggregation


OTU4 (prime)

10G Client

Various

OTU4 (member)

10x10GE MUX/ Flex2 WaveLogic 3 OCLD/ Flex2 WaveLogic 3 OCLD

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-89

10x10G MUX Multi-Protocol 10xXFP (NTK529BBE5) circuit pack (also referred to as 10x10G MUX) This type of circuit pack is used for transparent aggregation of up to ten 10G client channels for handoff across the backplane to the adjacent 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit pack. Each 10G client is asynchronously multiplexed, and then transmitted (as OTU4) to the 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD via the backplane. The 10x10G MUX can be equipped with ten 10G XFP-based client interfaces that support 10G client rates. Each 10G client is independently configurable and independently operated. Non-OTU2 clients are first mapped into an ODU2 prior to multiplexing. OTU2 clients have the OTU2 layer terminated on ingress, resulting in an ODU2 as well. The ten resulting ODU2 signals are then multiplexed into an OTU4 frame structure and this OTU4 is then transmitted to the 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD via the backplane. Figure 2-27 on page 2-90 shows the faceplate of a 10x10G MUX circuit pack, and Figure 2-28 on page 2-91 shows the functional block diagram of a 10x10G MUX circuit pack.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-90 100G circuit packs Figure 2-27 10x10G MUX circuit pack faceplate

Red triangle (Fail) - Used to communicate hardware or software failure state - Card not failed = LED off, Card Failed = LED on Green rectangle (Ready) - Used to communicate hardware or software functional state - Card initializing = Blinking LED; Card OK = LED on; Card not ready = LED off Blue diamond (In Use) - Used to communicate whether circuit pack can be extracted (on->no pull, off->can be pulled) - Equipment in-service = LED on; Equipment out-of-service = LED off Red/yellow bi-color circle (Fail/LOS) - Used to communicate Rx Loss of Signal/optical module (XFP) fail - Red = module fail; Yellow = Rx Loss of Signal

Transmit/receive XPF dual LC connector

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-91 Figure 2-28 10x10G MUX circuit pack block diagram (NTK529BBE5)

10G OTN Mapper Left Mate 10G OTN Mapper 10G OTN Mapper 10G OTN Mapper

XFP

XFP

XFP

XFP

Backplane

Backplane Interface

OTU4 Mapper/ Demapper

10G OTN Mapper 10G OTN Mapper 10G OTN Mapper 10G OTN Mapper

XFP

XFP

XFP

XFP

Right Mate

10G OTN Mapper 10G OTN Mapper

XFP

XFP

10

Processor Module

Sync

Power Supply

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-92 100G circuit packs

As shown in Figure 2-29 on page 2-93 and Figure 2-30 on page 2-94, 10x10G MUX circuit packs can form unprotected optical muxponders (100G MOTRs) for 10G service aggregation (when used in conjunction with a 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD) and various service aggregations (when used in conjunction with a 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD and another type of circuit pack such as L2 MOTR, FLEX MOTR, SuperMux, or 2.5G MOTR circuit pack). Back-to-back regenerator is also supported. 10x10G MUX circuit packs can also form 10x10G TPT protected MOTR groups as shown in Figure 2-31 on page 2-95.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-93 Figure 2-29 10x10G MUX circuit packs functions (example) (Flex2 WaveLogic 3 OCLD circuit pack in QPSK modulation format)
10G service aggregation GbE aggregation Up to 10 times

Up to 10 times

10GbE LAN PHY, 10GbE WAN PHY, OC192/STM64, OTU2 (10.7G, 11.05G, 11.09G), FC800/FC1200 FLEX MOTR Various

OTU4

OTU4

G.709 OTU4 Line

10GbE LAN PHY

G.709 OTU4 Line 10G Client

10G Client

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD
10GbE LAN PHY, OTU2 (10.7G), or OTU2 (11.09G)

Various service aggregation

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD 2.5G or lower rate service aggregation Up to 10 times

Note: The Flex2 WaveLogic 3 OCLD circuit packs must be in QPSK modulation format.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

10G Client

L2 MOTR

GbE

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD

2.5G/2.7G service aggregation Up to 10 times

OTU4

OTU2 (10.7G)

OTU4

OC48/STM16/OTM1

G.709 OTU4 Line

G.709 OTU4 Line

10G Client

2.5G MOTR

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD

OTU4

OC3/STM1, OC12/STM4, OC48/STM16, GbE, 100BT, 1000BT, FC100/200/400

OTU2 (10.7G)

G.709 OTU4 Line

10G Client

SuperMux

10x10G MUX/ 100G OCLD or 10x10G MUX/ 100G WaveLogic 3 OCLD or 10x10G MUX/ Flex2 WaveLogic 3 OCLD

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-94 100G circuit packs Figure 2-30 10x10G MUX circuit packs functions (example) (Flex2 WaveLogic 3 OCLD circuit pack in BPSK modulation format)
10G service aggregation GbE aggregation

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

10GbE LAN PHY, 10GbE WAN PHY, OC192/STM64, OTU2 (10.7G, 11.05G, 11.09G), FC800/FC1200 FLEX MOTR Various

OTU4 (member) OTU4 (prime)

Up to 10 times

OTU4 (prime)

G.709 OTU4 Line

G.709 OTU4 Line

10GbE LAN PHY

G.709 OTU4 Line

G.709 OTU4 Line

10G Client

10x10G MUX/ Flex2 WaveLogic 3 OCLD

Various service aggregation Up to 10 times

Note: The Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK modulation format.

10G Client

L2 MOTR

GbE

10GbE LAN PHY, OTU2 (10.7G), or OTU2 (11.09G)

OTU4 (member) G.709 OTU4 Line G.709 OTU4 Line

10x10G MUX/ Flex2 WaveLogic 3 OCLD

2.5G/2.7G service aggregation

OTU4 (prime)

Up to 10 times

OTU4 (prime)

OTU2 (10.7G)

G.709 OTU4 Line

G.709 OTU4 Line

OC48/STM16/OTM1

10G Client

2.5G MOTR

10x10G MUX/ Flex2 WaveLogic 3 OCLD

10G Client OC3/STM1, OC12/STM4, OC48/STM16, GbE, 100BT, 1000BT, FC100/200/400

OTU4 (member)

2.5G or lower rate service aggregation

Up to 10 times

OTU4 (member)

10x10G MUX/ Flex2 WaveLogic 3 OCLD

OTU4 (prime)

OTU2 (10.7G)

G.709 OTU4 Line

G.709 OTU4 Line

10G Client

SuperMux

OTU4 (member)

10x10G MUX/ Flex2 WaveLogic 3 OCLD

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-95 Figure 2-31 1+1 TPT client-side protected optical muxponders (protected 100G MOTRs)

100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD

Note 1: The Flex2 WaveLogic 3 OCLD circuit packs must be in QPSK modulation format. Note 2: For 1+1 TPT support, the working and protection OCLD circuit packs must be the same (i.e. both must be either 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit packs). Note 3: Refer to Part 2 of Configuration - Provisioning and Operating, 323-1851-310 for more information.

Supported functionality
The 10x10GE MUX circuit pack (NTK529BAE5) and 10x10G MUX circuit pack (NTK529BBE5) provide the following functionality.

Line support
There are no line ports on the 10x10GE MUX or 10x10G MUX circuit pack. A virtual aggregate OTM4 facility (port 100) is automatically provisioned on the circuit pack.

Client support
up to ten 10GE (ETH10G) SFP+ client interfaces (ports 1 to 10) on 10x10GE MUX circuit pack supporting ETH10G client rate. The OTN digital wrappers enable full PCS transparency for 10GBASE-R (10.3125 Gbit/s) clients. up to ten 10G XFP client interfaces (ports 1 to 10) on 10x10G MUX circuit pack supporting the following client rates: OC-192/STM-64/10G-BASE-W (9.95328 Gbit/s) 10G-BASE-R (10.3125 Gbit/s)
6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD

10x10G MUX

100G TPT protected MOTR group

10x10G MUX

TPT

2-96 100G circuit packs

OTU2 (10.709 Gbit/s) OTU1e (11.05 Gbit/s) OTU2e (11.09 Gbit/s) FC800 (8.5 Gbit/s) FC1200 (10.51875 Gbit/s) an OTM2 layer facility corresponding to each ETH10G client facility is auto-created an OTM4 layer facility corresponding to all client facilities is auto-created (virtual port 100) each client port supports optical power monitoring with 2 dB accuracy and threshold crossings alerts (TCA) based on Rx Power High and Rx Power Low 10x10GE MUX circuit pack supports facility loopbacks and terminal loopbacks on its ETH10G client facilities. Terminal loopback on the 10x10GE MUX is bridged, that is, provisioned traffic will be sent on the client egress. 10x10G MUX circuit pack supports facility and terminal loopbacks on its ETH10G, OTM2, and OC192/STM64 client facilities. Terminal loopback on the 10x10G MUX turns off the transmit laser. GCC1 data communications channels between 10x10GE MUX OTM4 or 10x10G MUX OTM4 facilities (port 100) supports G.7041 compliant Client Management Frames (CMF) and Ordered Set Transparency on 10x10G MUX circuit pack (NTK529BBE5). This feature provides compliance to G.7041 Sub-clause 7.9.2.2, which provides a mapping mode that preserves the Ordered Set information of the 10GBase-R client signal by mapping Ordered Sets into their own GFP-F frames (Client Data Frame). Consequently, this mapping mode does not require the GFP Client Management Frames (CMF) to communicate local faults, remote faults, all clears, and other PCS layer ordered set information. Therefore, this feature allows 6500 systems to better interop with other vendors products when using 10GE GFP mapping.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-97

clients protocols and mappings on 10x10GE MUX circuit pack are shown in Table 2-18.

Table 2-18 Client protocols and mapping for 10x10GE MUX circuit pack (NTK529BAE5) Client protocol (rate) OPUk (rate) (see Note) Mapping procedure Bit-synchronous Mapping Procedure (BMP), PT= 0x03 Transparency Data and timing transparent

10GBASE-R OPU2e (10.313G100ppm) (10.356G100ppm)

Note: OTU2e rate is OPU2e rate x 255/238 = 11.096G 100 ppm.

clients protocols and mappings on 10x10G MUX circuit pack are shown in Table 2-19.

Table 2-19 Client protocols and mapping for 10x10G MUX circuit pack (NTK529BBE5) Client protocol (rate) OC-192/STM-64 (9.953G20ppm) 10GBASE-W (9.953G20ppm) OTU2 (10.709G20ppm) OTU2e (11.096G20ppm) OTU1e (11.049G20ppm) OPUk (rate) (see Note) Mapping procedure OPU2 (9.995G20ppm) OPU2 (9.995G20ppm) N/A N/A N/A Bit-synchronous Mapping Procedure (BMP), PT= 0x03 Bit-synchronous Mapping Procedure (BMP), PT= 0x03 N/A N/A N/A Transparency Data and timing transparent

Data and timing transparent

ODU2 transparent, timing transparent ODU2 transparent, timing transparent ODU2 transparent, timing transparent

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-98 100G circuit packs Table 2-19 (continued) Client protocols and mapping for 10x10G MUX circuit pack (NTK529BBE5) Client protocol (rate) 10GBASE-R (10.313G 100 ppm) OPUk (rate) (see Note) Mapping procedure OPU2 (9.995G 20 ppm) Extended OPU2 (10.000G 20 ppm) Extended OPU2 (10.000G 20 ppm) OPU2e (10.356G 100 ppm) OPU1e (10.313G 100 ppm) FC800 OPU2 (8.500G 100 ppm) (9.995G 20 ppm) FC1200 (10.519G 100 ppm) OPU2e (10.356G 100 ppm) GFP-F, PT= 0x05 GFP-F with Ordered Sets transparency, PT= 0x09 Transparency Ethernet MAC and LF/RF transparent Ethernet MAC and preamble and ordered sets transparent

GFP-F, PT= 0x08F (default) Ethernet MAC and preamble transparent Bit-synchronous Mapping Procedure (BMP), PT= 0x03 Bit-synchronous Mapping Procedure (BMP), PT= 0x03 Data and timing transparent

Data and timing transparent

Proprietary enhanced CBR Data and timing transparent mapping, PT= 0x81 (default) Proprietary Transcode + GFP-T, PT= 0x08 MAC transparent

Note: OTU2 rate is OPU2 rate x 255/238 = 10.709G 20 ppm. OTU2e rate is OPU2e rate x 255/238 = 11.096G 100 ppm. OTU1e rate is OPU1e rate x 255/238 = 11.049G 100 ppm.

Cross-connection types
The 10x10GE MUX and 10x10G MUX circuit pack supports only the 2WAY (Bidirectional) transponder cross-connection type.

Cross-connection rates
The 10x10GE MUX and 10x10G MUX circuit pack supports only the ODU4 transponder cross-connection rate.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-99

Supported SFP+s/XFPs
Table 2-20 provides a list of the SFP+s that are supported on the 10x10GE MUX circuit pack and also a list of the XFPs that are supported on the 10x10G MUX circuit pack.
Table 2-20 Supported SFP+/XFP modules for the 10x10GE MUX/10x10G MUX circuit pack Interface circuit pack Supported SFP+/XFP module

ATTENTION
Not all of the available facilities in an SFP+/XFP may be supported by the 10x10GE MUX or 10x10G MUX circuit pack. Refer to Table 2-27 on page 2-145 to find out which facility types can be supported by 10x10GE MUX or 10x10G MUX circuit packs. 10x10G MUX 10GE 10xSFP+ (NTK529BAE5) (see Note 1 and Note 3) PSFP 10GBASE-LR/FC1200-SM-L,1310nm, SFP+ (NTTP30CFE6) FC800/10GE/FC1200, 850nm SFP+ (160-9111-900)

10x10G MUX Multi-Protocol P10GEL 10xXFP (NTK529BBE5) 10GBASE-SR/SW, 850 nm, 30-300 m, MMF (NTTP81AA) (see (see Note 2 and Note 3) Note 4) P10GSEL OC192/STM64 IR-2 / S-64.2 / 10GBase-ER,EW (NTTP80DA) P10GSOEL OC192/STM64 SR-1/ I-64.1 / 10GBase-LR,LW / OTU2 / 10G FC1200 (NTTP84BA) 8.5G-10.52G multi-rate, 850nm MMF (NTTP86AA) 5G-11.09G multirate 1310 nm (NTTP86BAE6) Multirate 15xx.yy nm EML DWDM 1600 ps/nm XFP (NTK587Ax to NTK587Dx where x= see Note 5) 9.95G-11.1G multirate 1550 nm (NTTP84AAE6) 9.95G-11.1G multirate 1550 nm (NTTP81KAE6) PXFP Multirate 1528.38 to 1568.77 (1-88) 50GHz DWDM XFP (NTK583AAE6) Multirate 1528.38 to 1568.77 (1-88) 50GHz Type 2 DWDM XFP (NTK583AB) Multirate 15xx.yy 15xx.yy Tunable Dispersion Tolerant DWDM 3200 ps/nm XFP (NTK589xxE6 where xx= see Note 5)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-100 100G circuit packs Table 2-20 (continued) Supported SFP+/XFP modules for the 10x10GE MUX/10x10G MUX circuit pack Interface circuit pack Supported SFP+/XFP module

Note 1: On the 10x10GE MUX circuit packs, port 1 to 10 are the client interfaces (ETH10G). There are no line ports on 10x10GE MUX circuit packs. A virtual OTM4 port 100 is also provisioned by software internally on the circuit pack. This is a mux/mapping port used to demarcate the ODU4 layer but does not have a physical connection. Note 2: On the 10x10G MUX circuit packs, port 1 to 10 are the client interfaces (FC800, FC1200, ETH10G, 10.7G, 11.05G, 11.09G, or OTM4). There are no line ports on 10x10G MUX circuit packs. A virtual OTM4 port 100 is also provisioned by software internally on the circuit pack. This is a mux/mapping port used to demarcate the ODU4 layer but does not have a physical connection. Note 3: SFP+ modules have the same form factor as conventional SFP modules, but support higher data rates. Follow the listed recommendations below if you use the shelf front cover. These rules apply to all circuit packs that have 90 degree SFP+/SFPs: use fibers with standard short 42.5 mm flexible strain relief boots (NTTC50++V6 Ciena supplied patchcords, Corning, or equivalent) do not use in-line plug attenuators on the circuit pack faceplate (recommend installing at the patch panel or far-end termination). use standard MSA compliant SFP+s (with standard body length) (NTTP30CFE6) Note 4: MMF stands for multi-mode fiber. Note 5: Refer to Planning - Ordering Information, 323-1851-151, Chapter 3: Table Multirate DWDM/CWDM pluggable optics modules (XFP), for the complete list of ordering codes.

Performance monitoring
The 10x10GE MUX and 10x10G MUX circuit pack supports the following monitored entities: OTM4 mapping layer interface (10x10GE MUX circuit pack) PM collection for ODU4 layer OTM2 mapping layer interface (10x10G MUX circuit pack) PM collection for ODU2 layer 10x10GE MUX client interfaces PM collection for ODU2 layer PM collection for ETH10G facilities PM collection of Physical layer for ETH10G facilities operational measurements for ETH10G facilities 10x10G MUX client interfaces PM collection for OTU2 layer PM collection for ODU2 layer

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-101

PM collection of SONET section (S)/SDH regenerator section (RS) and SONET line (L)/SDH multiplex section (MS) for OC-192/STM-64 facilities PM collection for TCMTTP, TCMCTP, ETH10G, FLEX (FC800 and FC1200), and WAN facilities Protection switch count/duration for ODU2 layer PM collection of Physical layer for ETH10G and facilities operational measurements for ETH10G, FLEX (FC800 and FC1200), and WAN facilities For detailed information and procedures associated with performance monitoring, refer to Fault Management - Performance Monitoring, 323-1851-520.

Alarms
For a complete list of alarm clearing procedures for 6500, refer to Part 1 and Part 2 of Fault Management - Alarm Clearing, 323-1851-543.
Equipment alarms

Circuit Pack Missing Circuit Pack Mismatch Circuit Pack Failed Autoprovisioning Mismatch Intercard Suspected Internal Mgmt Comms Suspected Circuit Pack Latch Open Provisioning Incompatible Database Not Recovered For Slot Circuit Pack Upgrade Failed Cold Restart Required: FPGA Changed

Pluggable alarms

Client Circuit Pack Missing - Pluggable Circuit Pack Mismatch - Pluggable Client Circuit Pack Failed - Pluggable Client Circuit Pack Unknown - Pluggable Autoprovisioning Mismatch - Pluggable

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-102 100G circuit packs

Intercard Suspected - Pluggable provisioning Incompatible - Pluggable OTU Trace Identifier Mismatch (OTM2 only) ODU AIS ODU LCK ODU OCI ODU Trace Identifier Mismatch ODU BDI OPU AIS OPU Payload Type Mismatch GCC1 Link Fail (OTM3 only) GCC1 OSPF Adjacency Loss Multiplex Rate Mismatch Integrated Test Set Configured Integrated Test Set Data Save In Progress Event Log Full

OTM facility alarms

OCn/STMn facility alarms (applicable to 10x10G MUX)

Loss Of Signal Loss of Clock Loss Of Frame AIS Trace Identifier Mismatch Signal Fail RFI Laser Off far End Failure Triggered Loopback Active - Facility Loopback Active - Terminal Rx Power Out of Range Frequency Out of Range Integrated Test Set Configured Integrated Test Set Data Save In Progress Event Log Full

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-103 Ethernet and fiber channel facility alarms

Loss Of Signal Loss of Clock Loss Of Frame Excessive Error Ratio Local Fault Remote Fault Laser Off far End Failure Triggered Loopback Active - Facility Loopback Active - Terminal Rx Power Out of Range Frequency Out of Range Integrated Test Set Configured (for Ethernet facilities only) Integrated Test Set Data Save In Progress (for Ethernet facilities only) Event Log Full (for Ethernet facilities only) ODU BDI ODU AIS ODU LCK ODU OCI TCM Loss of Tandem Connection ODU Signal Degrade

TCM Facility alarms (10x10G MUX)

WAN alarms

Link Down Loss of Frame delineation Far End Client Rx Signal Failure CMF UPI Mismatch

Software Auto-Upgrade alarms

Software Auto-Upgrade in Progress Software Auto-Upgrade Failed

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-104 100G circuit packs

Equipping rules
The following equipping rules apply to 10x10GE MUX and 10x10G MUX circuit packs: occupies a single slot, and offers 10 client ports. can be equipped in the 14-slot converged optical, 14-slot packet-optical, converged optical/front electrical, or 14-slot converged optical/rear electrical shelf as shown in Table 2-21.

Table 2-21 10x10GE MUX and 10x10G MUX allowable slots (14-slot shelf) Configuration 10x10GE MUX 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 10x10G MUX OCLD OCLD Slots (see Note 1, Note 2, Note 3, and Note 4) 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the left of 100G OCLD 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the left of 100G WaveLogic 3 OCLD 100G MOTR: 1 4 9 12 3 9 13 3 2/3 5/6 10/11 13/14 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4 10 14 N/A N/A N/A 1 5 11 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4 10 14 N/A N/A N/A 1 5 11 5 and 6 13 and 14

Unprotected optical muxponder with 9 10x10GE MUX or 10x10G MUX to the left of Flex2 WaveLogic 3 OCLD in QPSK 13 mode 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the right of 100G WaveLogic 3 OCLD 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the right of Flex2 WaveLogic 3 OCLD in QPSK mode 100G MOTR: 2 6 12 2 6 12 4

Unprotected optical muxponder with 12 10x10GE MUX or 10x10G MUX to the left of two Flex2 WaveLogic 3 OCLDs in BPSK mode 6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-105 Table 2-21 (continued) 10x10GE MUX and 10x10G MUX allowable slots (14-slot shelf) Configuration 10x10GE MUX 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 10x10G MUX OCLD OCLD Slots (see Note 1, Note 2, Note 3, and Note 4) 100G MOTR: 3 N/A N/A N/A N/A 1 and 2 9 and 10 Unprotected optical muxponder with 11 10x10GE MUX or 10x10G MUX to the right of two Flex2 WaveLogic 3 OCLDs in BPSK mode

Note 1: The slot positions of the 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, or 10x10GE MUX/10x10G MUX are not interchangeable. Note 2: Supported 100G configurations are: MOTR consists of: one 10x10GE MUX or 10x10G MUX circuit pack and one 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit pack (Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK mode), or one 10x10GE MUX or 10x10G MUX circuit pack and two Flex2 WaveLogic 3 OCLD circuit packs (Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK mode). Note 3: Mixing of different 100G groups (100G MOTR, 100G OTR, and 100G Regen) is allowed and all 100G-capable slots in a 6500 shelf can be equipped with 100G groups if the shelf is adequately powered. However, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding the shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8). Note 4: Slots 7 and 8 are excluded as there is no mate-to-mate tracking available to support the required 5.5 Gbps rate.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-106 100G circuit packs

can be equipped in the 32-slot packet-optical shelf as shown in Table 2-22.

Table 2-22 10x10GE MUX and 10x10G MUX allowable slots (32-slot shelf) Configuration 10x10GE MUX 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 10x10G MUX OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the left of 100G OCLD: Option 1 (see Note 4) 2 6 12 16 22 26 32 36 Option 2 (see Note 5) 1 4 13 16 21 24 33 36 100G MOTR: 3 Unprotected optical muxponder with 7 10x10GE MUX or 10x10G MUX to the left 13 of 100G WaveLogic 3 OCLD 17 23 27 33 37 6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation 3/4 7/8 13/14 17/18 23/24 27/28 33/34 37/38 2/3 5/6 14/15 17/18 22/23 25/26 34/35 37/38 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4 8 14 18 24 28 34 38 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-107 Table 2-22 (continued) 10x10GE MUX and 10x10G MUX allowable slots (32-slot shelf) Configuration 10x10GE MUX 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 10x10G MUX OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the right of 100G WaveLogic 3 OCLD 2 6 12 16 22 26 32 36 100G MOTR: 3 Unprotected optical muxponder with 7 10x10GE MUX or 10x10G MUX to the left 13 of Flex2 WaveLogic 3 OCLD in QPSK mode 17 23 27 33 37 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX to the right of Flex2 WaveLogic 3 OCLD in QPSK mode 2 6 12 16 22 26 32 36 100G MOTR: 6 Unprotected optical muxponder with 14 10x10GE MUX or 10x10G MUX to the left 26 of two Flex2 WaveLogic 3 OCLDs in BPSK mode 34 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 1 5 11 15 21 25 31 35 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 4 8 14 18 24 28 34 38 1 5 11 15 21 25 31 35 7 and 8 15 and 16 27 and 28 35 and 36

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-108 100G circuit packs Table 2-22 (continued) 10x10GE MUX and 10x10G MUX allowable slots (32-slot shelf) Configuration 10x10GE MUX 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 10x10G MUX OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G MOTR: 5 N/A N/A N/A N/A N/A N/A N/A N/A 3 and 4 11 and 12 23 and 24 31 and 32 Unprotected optical muxponder with 13 10x10GE MUX or 10x10G MUX to the right of two Flex2 WaveLogic 3 OCLDs in 25 BPSK mode 33

Note 1: The slot positions of the 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 10x10GE MUX/10x10G MUX, or 100GE OCI/100G OCI are not interchangeable. Note 2: Supported 100G configurations are: MOTR consists of: one 10x10GE MUX or 10x10G MUX circuit pack and one 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit pack (Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK mode), or one 10x10GE MUX or 10x10G MUX circuit pack and two Flex2 WaveLogic 3 OCLD circuit packs (Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK mode). Note 3: Mixing of different 100G groups (100G MOTR, 100G OTR, and 100G Regen) is allowed and all 100G-capable slots in a 6500 shelf can be equipped with 100G groups if the shelf is adequately powered. However, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding the shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8). Note 4: This configuration partitions the shelf into 4-slot ranges each of which can support a 100G MOTR, 100G regen, or a 100G OTR. The 100G circuit pack group in each of these 4-slot ranges can be changed (for example from a MOTR to a regen) without affecting any of the other 4-slot ranges in the shelf. This slot usage allows the 10x10GE MUX or 10x10G MUX to be the swapped out for a 100GE OCI or 100G OCI without needing to move the existing 100G OCLD circuit packs. This slot usage also allows the 100GE OCI or 100G OCI to be swapped out for a 100G OCLD without needing to move the existing 100G OCLD if reconfiguring from 100G MOTR/100G OTR to 100G Regen. Note 5: This configuration provides the maximum number of contiguous slots in the shelf (that is, slots 7-8, 11-12, 27-28, 31-32), available for other 6500 circuit pack groups (for example, a 100G MOTR/100G OTR group).

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-109

can be equipped in the 7-slot optical shelf as shown in Table 2-23.

Table 2-23 10x10GE MUX and 10x10G MUX allowable slots (7-slot shelf) Configuration 10x10GE MUX 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 10x10G MUX OCLD OCLD Slots (see Note 1, Note 2, and Note 3) 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX below 100G OCLD 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX below 100G WaveLogic 3 OCLD 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX above 100G WaveLogic 3 OCLD 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX below Flex2 WaveLogic 3 OCLD in QPSK mode 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX above Flex2 WaveLogic 3 OCLD in QPSK mode 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX below two Flex2 WaveLogic 3 OCLDs in BPSK mode 100G MOTR: Unprotected optical muxponder with 10x10GE MUX or 10x10G MUX above two Flex2 WaveLogic 3 OCLDs in BPSK mode 3 N/A N/A 1 and 2 2 6 N/A N/A N/A N/A 1 5 2 6 N/A N/A 1 5 N/A N/A 1 4 2/3 5/6 N/A N/A N/A N/A

N/A

N/A

N/A

N/A

N/A

N/A

5 and 6

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-110 100G circuit packs Table 2-23 (continued) 10x10GE MUX and 10x10G MUX allowable slots (7-slot shelf) Configuration 10x10GE MUX 100G OCLD 100G Flex2 or WaveLogic 3 WaveLogic 3 10x10G MUX OCLD OCLD Slots (see Note 1, Note 2, and Note 3) Note 1: The slot positions of the 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 10x10GE MUX/10x10G MUX, or 100GE OCI/100G OCI are not interchangeable. Note 2: Supported 100G configurations are: MOTR consists of: one 10x10GE MUX or 10x10G MUX circuit pack and one 100G OCLD, 100G WaveLogic 3 OCLD, or Flex2 WaveLogic 3 OCLD circuit pack (Flex2 WaveLogic 3 OCLD circuit pack must be in QPSK mode), or one 10x10GE MUX or 10x10G MUX circuit pack and two Flex2 WaveLogic 3 OCLD circuit packs (Flex2 WaveLogic 3 OCLD circuit packs must be in BPSK mode). Note 3: Mixing of different 100G groups (100G MOTR, 100G OTR, and 100G Regen) is allowed and all 100G-capable slots in a 6500 shelf can be equipped with 100G groups if the shelf is adequately powered. However, for specific feeder ratings and combinations of circuit packs, full-fill may not be possible and some or all of the remaining slots may need to be equipped with filler circuit packs to avoid exceeding the shelf power capacity. Prior to equipping the shelf with high power circuit packs, you must always consider power budgeting and power feeds by referring to "Power specifications" section in Part 3 of 6500 Planning, NTRN10CF (Chapter 8).

cannot be equipped in the 2-slot shelf. two 100G MOTR groups (10x10G MUX/100G OCLD or 10x10G MUX/100G WaveLogic 3 OCLD, or 10x10G MUX/Flex2 WaveLogic 3 OCLD) provisioned in consecutive slots can be configured as 1+1 protection using TPT: For 10x10G MUX circuit pack mated with 100G OCLD circuit pack, the mate 100G OCLD circuit pack must be provisioned in the adjacent slot to the right. The valid protection group slots are {1, 2/3} and {4, 5/6}, or {9, 10/11} and {12, 13/14} in a 14-slot shelf; {1, 2/3} and {4, 5/6}, {13, 14/15} and {16, 17/18}, {21, 22/23} and {24, 25/26}, or {33, 34/35} and {36, 37/38} in a 32-slot shelf; {1, 2/3} and {4, 5/6} in a 7-slot shelf. For 10x10G MUX circuit pack mated with 100G WaveLogic 3 OCLD circuit pack or Flex2 WaveLogic 3 OCLD circuit pack when in QPSK mode, the 10x10G MUX circuit packs must be in between the 100G WaveLogic 3 OCLD or Flex2 WaveLogic 3 OCLD circuit packs. The valid protection group slots are {1o, 2m} and {3m, 4o}, or {11o, 12m} and {13m, 14o} in a 14-slot shelf; {1o, 2m} and {3m, 4o}, {5o, 6m} and {7m, 8o}, {11o, 12m} and {13m, 14o}, {15o, 16m} and {17m, 18o}, {21o, 22m} and {23m, 24o}, {25o, 26m} and {27m, 28o}, {31o, 32m} and

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-111

{33m, 34o}, or {35o, 36m} and {37m, 38o} in a 32-slot shelf; {1o, 2m} and {3m, 4o} in a 7-slot shelf, where o stands for 100G WaveLogic 3 OCLD or Flex2 WaveLogic 3 OCLD circuit pack and m stands for 10x10G MUX circuit pack. the maximum number of back-to-back 10x10GE MUX or 10x10G MUX regenerator sites is eight. Attention: The regen limits do not apply to "daisy chain/ loopback" systems acceptance test set soaks. It is expected that the number of "daisy chain/ loopback" XFP connections can exceed these limits for idle test set soaks (no fiber pulls, card re-seats, protection switching, etc.) at ambient temperature with nominal clock frequencies. can be equipped in the same shelf with any other type of circuit pack. requires high flow cooling fan modules (NTK507LDE5, NTK507MDE5, NTK507LS, and NTK507MS) when equipped in a 14-slot shelf. requires that all unequipped slots be equipped with filler circuit packs (NTK505YA). requires that the 6500 shelf is equipped with the SP-2 shelf processor (NTK555CAE5, NTK555EAE5, or NTK555FAE5) or an SPAP-2 w/2xOSC (NTK555NA) in the case of a 7-slot optical Type 2 shelf (NTK503KA), otherwise the 100G UOCLD equipment does not provision. does not use any cross-connect capacity and can be installed in shelves equipped with or without cross-connect circuit packs.

Technical specifications
Table 2-24 lists the weight, power consumption, and SFP+/XFP specifications for the 10x10GE MUX and 10x10G MUX optical interface circuit pack.
Table 2-24 Technical specifications for 10x10GE MUX and 10x10G MUX optical interface circuit pack Parameter Weight (estimated) Power consumption 10x10GE MUX (NTK529BAE5) 10x10G MUX (NTK529BBE5) 1.1 kg (2.5 lb) Typical (W): 76 (see Note 1 and Note 3) Power Budget (W): 83 (see Note 2 and Note 3) SFP+ specifications (see Note 5) XFP specifications (see Note 6) 1.6 kg (3.4 lb) Typical (W): 103 (see Note 1 and Note 4) Power Budget (W): 115 (see Note 2 and Note 4)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-112 100G circuit packs Table 2-24 (continued) Technical specifications for 10x10GE MUX and 10x10G MUX optical interface circuit pack Parameter 10x10GE MUX (NTK529BAE5) 10x10G MUX (NTK529BBE5)

Note 1: The typical power consumption values are based on operation at an ambient temperature of 25 (+/-3 oC) and voltage of 54 V dc (+/-2.5 V). Note 2: The power budget values are based on the maximum power consumption in an ambient temperature range from 5oC to 40oC at a voltage of 40 V dc (+/-2.5 V). These values must be used in sizing feeders and estimating theoretical maximum power draw. Note 3: For this circuit pack that must be equipped with SFP+s, the power values published in this table do not include SFP+s power values. You must add 1 W to typical or power budget values per SFP+. Note 4: For this circuit pack that must be equipped with XFPs, the power values published in this table do not include XFPs power values. You must 2 W to typical power value and 3 W to power budget for each XFP module with reach less than IR-2/S-64.2b. 3 W to typical power value and 4 W to power budget for each XFP module with IR-2/S-64.2b reach or greater. Note 5: For optical SFP+ client specifications, see the following sections in Part 3 of 6500 Planning, NTRN10CF (Chapter 8): SFP+ optical specifications Note 6: For optical XFP client specifications, see the following sections in Part 3 of 6500 Planning, NTRN10CF (Chapter 8): Optical specifications for 10G XFPs used for SONET/SDH applications Optical specifications for 10G XFPs used for 10G Ethernet application XFP transmitter, receiver, and link specifications for OTU2 applications Multirate DWDM/CWDM XFP optical specifications Multirate Tunable DWDM XFP optical specifications

Latency
Refer to Latency specifications for 100G and Flex2 WaveLogic 3 OCLD circuit packs on page 2-112 for 10x10GE MUX and 10x10G MUX latency values.

Latency specifications for 100G and Flex2 WaveLogic 3 OCLD circuit packs
Table 2-25 on page 2-113 provides end-to-end, unidirectional latency for a single component of the traffic path through 100G or Flex2 WaveLogic 3 OCLD circuit packs.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-113 Table 2-25 Latency specifications for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, 10x10G MUX, and 10x10GE MUX circuit packs
DWDM circuit pack Description PEC Description Client circuit pack PEC Client mapping Typical uni-directional end-to-end latency (s) (Note 1)

100G OCLD

NTK539TAE5/ 10x10G MUX NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5

NTK529BBE5

OC-192/STM-64 71 with synchronous CBR10G ETH10G with 10.7G GFP/OPU2 (standard/MAC transparent), or 10.7G GFP/OPU2+7 (preamble/MAC transparent) packet mapping (with 64 byte packets)
ETH10G with 70 71

11.05G OPU1e (PCS transparent), or 11.09G OPU2e (PCS transparent) packet mapping (any packet size)
77 OTU2 10.7G (with RS8 FEC) ODU2 transparent regen 72 OTU2 10.7G (with FEC OFF) ODU2 transparent regen

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-114 100G circuit packs Table 2-25 (continued) Latency specifications for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, 10x10G MUX, and 10x10GE MUX circuit packs
DWDM circuit pack Description PEC Description Client circuit pack PEC Client mapping Typical uni-directional end-to-end latency (s) (Note 1)

100G OCLD (Continued)

NTK539TAE5/ 10x10G MUX NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5

NTK529BBE5

OTU1e 11.05G 76 (with RS8 FEC) ODU1e transparent regen, or OTU2e 11.09G (with RS8 FEC) ODU2e transparent regen OTU1e 11.05G 70 (with FEC OFF) ODU1e transparent regen, or OTU2e 11.09G (with FEC OFF) ODU2e transparent regen
72 FC800 10.7G OPU2 (Enhanced CBR) 72 FC1200 11.09G OPU2e (GFP-T Transcoded)

Add for all ETH10G GFP-F mappings with 1518 byte packets Add for all ETH10G GFP-F mappings with 9600 byte packets

15

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-115 Table 2-25 (continued) Latency specifications for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, 10x10G MUX, and 10x10GE MUX circuit packs
DWDM circuit pack Description PEC Description Client circuit pack PEC Client mapping Typical uni-directional end-to-end latency (s) (Note 1)

100G OCLD

NTK539TAE5/ 10x10GE NTK539TBE5/ MUX NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5 NTK539TAE5/ 100GE OCI NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5

NTK529BAE5

ETH10G with 65 11.09G - OPU2e (PCS transparent) packet mapping (any packet size)

100G OCLD

NTK529AAE5

100GE with bit and clock transparent mapping into ODU4 100GE with G.709 GMP mapped into OPU4

65

65

100G OCLD

NTK539TAE5/ 100G OCI NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5

NTK529AC

100GE with G.709 GMP mapped into OPU4

65

OTU4 with ODU4 63 transparent regen (with FEC OFF) OTU4 with ODU4 65 transparent regen (with RS8 FEC)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-116 100G circuit packs Table 2-25 (continued) Latency specifications for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, 10x10G MUX, and 10x10GE MUX circuit packs
DWDM circuit pack Description PEC Description Client circuit pack PEC Client mapping Typical uni-directional end-to-end latency (s) (Note 1)

100G WaveLogic 3 OCLD

or
Flex2 WaveLogic 3 OCLD when in QPSK modulation format

NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH or NTK539BB/ NTK539BE/ NTK539BH

10x10G MUX

NTK529BBE5

OC-192/STM-64 Performance with synchronous optimized mode: 53 CBR10G Latency optimized mode: 24 ETH10G with 10.7G GFP/OPU2 (standard/MAC transparent), or 10.7G GFP/OPU2+7 (preamble/MAC transparent) packet mapping (with 64 byte packets)
ETH10G with

Performance optimized mode: 53 Latency optimized mode: 24

11.05G OPU1e (PCS transparent), or 11.09G OPU2e (PCS transparent) packet mapping (any packet size)

Performance optimized mode: 52 Latency optimized mode: 23

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-117 Table 2-25 (continued) Latency specifications for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, 10x10G MUX, and 10x10GE MUX circuit packs
DWDM circuit pack Description PEC Description Client circuit pack PEC Client mapping Typical uni-directional end-to-end latency (s) (Note 1)

100G WaveLogic 3 OCLD

or
Flex2 WaveLogic 3 OCLD when in QPSK modulation format (Continued)

NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH or NTK539BB/ NTK539BE/ NTK539BH

10x10G MUX

NTK529BBE5

Performance OTU2 10.7G optimized mode: 59 (with RS8 FEC) ODU2 Latency optimized transparent regen mode: 30 Performance OTU2 10.7G optimized mode: 54 (with FEC OFF) ODU2 Latency optimized transparent regen mode: 24 OTU1e 11.05G Performance (with RS8 FEC) optimized mode: 58 ODU1e Latency optimized transparent mode: 29 regen, or OTU2e 11.09G (with RS8 FEC) ODU2e transparent regen OTU1e 11.05G Performance (with FEC OFF) optimized mode: 53 ODU1e Latency optimized transparent mode: 23 regen, or OTU2e 11.09G (with FEC OFF) ODU2e transparent regen FC800 Performance 10.7G OPU2 optimized mode: 54 (Enhanced CBR) Latency optimized mode: 25

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-118 100G circuit packs Table 2-25 (continued) Latency specifications for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, 10x10G MUX, and 10x10GE MUX circuit packs
DWDM circuit pack Description PEC Description Client circuit pack PEC Client mapping Typical uni-directional end-to-end latency (s) (Note 1)

100G WaveLogic 3 OCLD

or
Flex2 WaveLogic 3 OCLD when in QPSK modulation format (Continued)

NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH or NTK539BB/ NTK539BE/ NTK539BH

10x10G MUX

NTK529BBE5

Performance FC1200 11.09G OPU2e optimized mode: 54 (GFP-T Latency optimized Transcoded) mode: 25 Add for all ETH10G GFP-F mappings with 1518 byte packets Add for all ETH10G GFP-F mappings with 9600 byte packets
2

15

100G WaveLogic 3 OCLD

or
Flex2 WaveLogic 3 OCLD when in QPSK modulation format 100G WaveLogic 3 OCLD

NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH or NTK539BB/ NTK539BE/ NTK539BH NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH

10x10GE MUX

NTK529BAE5

ETH10G with Performance 11.09G - OPU2e optimized mode: 47 (PCS transparent) Latency optimized packet mapping mode: 18 (any packet size)

100GE OCI

NTK529AAE5

100GE with bit and clock transparent mapping into ODU4 100GE with G.709 GMP mapped into OPU4

Performance optimized mode: 49 Latency optimized mode: 19 Performance optimized mode: 49 Latency optimized mode: 19

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-119 Table 2-25 (continued) Latency specifications for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, 10x10G MUX, and 10x10GE MUX circuit packs
DWDM circuit pack Description PEC Description Client circuit pack PEC Client mapping Typical uni-directional end-to-end latency (s) (Note 1)

100G WaveLogic 3 OCLD

or
Flex2 WaveLogic 3 OCLD when in QPSK modulation format

NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH or NTK539BB/ NTK539BE/ NTK539BH

100G OCI

NTK529AC

100GE with G.709 GMP mapped into OPU4

Performance optimized mode: 47 Latency optimized mode: 18

OTU4 with ODU4 Performance transparent regen optimized mode: 45 (with FEC OFF) Latency optimized mode: 16 OTU4 with ODU4 Performance transparent regen optimized mode: 48 (with RS8 FEC) Latency optimized mode: 18

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-120 100G circuit packs Table 2-25 (continued) Latency specifications for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, 10x10G MUX, and 10x10GE MUX circuit packs
DWDM circuit pack Description PEC Description Client circuit pack PEC Client mapping Typical uni-directional end-to-end latency (s) (Note 1)

Flex2 NTK539BB/ WaveLogic 3 NTK539BE/ OCLD when in NTK539BH BPSK modulation format

10x10G MUX

NTK529BBE5

OC-192/STM-64 Performance with synchronous optimized mode: 47 CBR10G Latency optimized mode: 29 ETH10G with 10.7G GFP/OPU2 (standard/MAC transparent), or 10.7G GFP/OPU2+7 (preamble/MAC transparent) packet mapping (with 64 byte packets)
ETH10G with

Performance optimized mode: 47 Latency optimized mode: 29

11.05G OPU1e (PCS transparent), or 11.09G OPU2e (PCS transparent) packet mapping (any packet size)

Performance optimized mode: 46 Latency optimized mode: 28

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-121 Table 2-25 (continued) Latency specifications for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, 10x10G MUX, and 10x10GE MUX circuit packs
DWDM circuit pack Description PEC Description Client circuit pack PEC Client mapping Typical uni-directional end-to-end latency (s) (Note 1)

Flex2 NTK539BB/ WaveLogic 3 NTK539BE/ OCLD when in NTK539BH BPSK modulation format (Continued)

10x10G MUX

NTK529BBE5

Performance OTU2 10.7G optimized mode: 53 (with RS8 FEC) ODU2 Latency optimized transparent regen mode: 35 Performance OTU2 10.7G optimized mode: 48 (with FEC OFF) ODU2 Latency optimized transparent regen mode: 29 OTU1e 11.05G Performance (with RS8 FEC) optimized mode: 52 ODU1e Latency optimized transparent mode: 34 regen, or OTU2e 11.09G (with RS8 FEC) ODU2e transparent regen OTU1e 11.05G Performance (with FEC OFF) optimized mode: 47 ODU1e Latency optimized transparent mode: 28 regen, or OTU2e 11.09G (with FEC OFF) ODU2e transparent regen FC800 Performance 10.7G OPU2 optimized mode: 48 (Enhanced CBR) Latency optimized mode: 30

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-122 100G circuit packs Table 2-25 (continued) Latency specifications for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, 10x10G MUX, and 10x10GE MUX circuit packs
DWDM circuit pack Description PEC Description Client circuit pack PEC Client mapping Typical uni-directional end-to-end latency (s) (Note 1)

Flex2 NTK539BB/ WaveLogic 3 NTK539BE/ OCLD when in NTK539BH BPSK modulation format (Continued)

10x10G MUX

NTK529BBE5

Performance FC1200 11.09G OPU2e optimized mode: 48 (GFP-T Latency optimized Transcoded) mode: 30 Add for all ETH10G GFP-F mappings with 1518 byte packets Add for all ETH10G GFP-F mappings with 9600 byte packets For Performance optimized mode, add: 5 For Latency optimized mode, add: 2 For Performance optimized mode, add: 18 For Latency optimized mode, add: 15

Flex2 NTK539BB/ WaveLogic 3 NTK539BE/ OCLD when in NTK539BH BPSK modulation format Flex2 NTK539BB/ WaveLogic 3 NTK539BE/ OCLD when in NTK539BH BPSK modulation format

10x10GE MUX

NTK529BAE5

ETH10G with Performance 11.09G - OPU2e optimized mode: 41 (PCS transparent) Latency optimized packet mapping mode: 23 (any packet size)

100G OCI

NTK529AC

100GE with G.709 GMP mapped into OPU4

Performance optimized mode: 41 Latency optimized mode: 23

OTU4 with ODU4 Performance transparent regen optimized mode: 39 (with FEC OFF) Latency optimized mode: 21 OTU4 with ODU4 Performance transparent regen optimized mode: 42 (with RS8 FEC) Latency optimized mode: 23

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-123 Table 2-25 (continued) Latency specifications for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, 10x10G MUX, and 10x10GE MUX circuit packs
DWDM circuit pack Description PEC Description Client circuit pack PEC Client mapping Typical uni-directional end-to-end latency (s) (Note 1)

100G OCLD

NTK539TAE5/ 100G OCLD NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5 NTK539TAE5/ 100G NTK539TBE5/ WaveLogic 3 NTK539TCE5/ OCLD NTK539TDE5/ NTK539TEE5/ NTK539TJE5 NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH
100G WaveLogic 3 OCLD

NTK539TAE5/ NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5 NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH NTK539UA/ NTK539UB/ NTK539UC/ NTK539UD/ NTK539UE/ NTK539UH NTK539TAE5/ NTK539TBE5/ NTK539TCE5/ NTK539TDE5/ NTK539TEE5/ NTK539TJE5

100G OCLD regen, ODU4 transparent (see Note 2)

56

100G OCLD

100G OCLD/ See Note 3 100G WaveLogic 3 OCLD regen, ODU4 transparent (see Note 2) 100G WaveLogic Performance optimized mode: 39 3 OCLD regen, ODU4 Latency optimized transparent (see mode: 9 Note 2)
100G WaveLogic See Note 3 3 OCLD/ 100G OCLD regen, ODU4 transparent (see Note 2)

100G WaveLogic 3 OCLD

100G WaveLogic 3 OCLD

100G OCLD

Flex2 NTK539BB/ WaveLogic 3 NTK539BE/ OCLD when in NTK539BH QPSK modulation format Flex2 NTK539BB/ WaveLogic 3 NTK539BE/ OCLD when in NTK539BH BPSK modulation format

Flex2 NTK539BB/ WaveLogic 3 NTK539BE/ OCLD when in NTK539BH QPSK modulation format Flex2 NTK539BB/ WaveLogic 3 NTK539BE/ OCLD when in NTK539BH QPSK modulation format

Flex2 WaveLogic Performance optimized mode: 39 3 OCLD regen, ODU4 Latency optimized transparent (see mode: 9 Note 2) Flex2 WaveLogic Performance optimized mode: 39 3 OCLD regen, ODU4 Latency optimized transparent (see mode: 14 Note 2) (see Note 4)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-124 100G circuit packs Table 2-25 (continued) Latency specifications for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, 10x10G MUX, and 10x10GE MUX circuit packs
DWDM circuit pack Description PEC Description Client circuit pack PEC Client mapping Typical uni-directional end-to-end latency (s) (Note 1)

Flex2 NTK539BB/ WaveLogic 3 NTK539BE/ OCLD when in NTK539BH BPSK modulation format

Flex2 NTK539BB/ WaveLogic 3 NTK539BE/ OCLD when in NTK539BH BPSK modulation format

Flex2 WaveLogic Performance optimized mode: 32 3 OCLD regen, ODU4 Latency optimized transparent (see mode: 14 Note 2)

Note 1: The uni-directional, end-to-end latency is measured one way from (input to output) with FEC enabled (FEC cannot be turned off on 100G OCLD or WaveLogic 3 OCLD circuit packs). For example, for a path from a client 10x10GE MUX input to a far-end client 10x10GE MUX output through two 100G OCLDs when client mapping is ETH10G with 11.09G, the total latency is 65 s (not 2 x 65 = 130 s). Note 2: Regen mode is two 100G OCLD, one 100G OCLD and one 100G WaveLogic 3 OCLD, two Flex2 WaveLogic 3 OCLD, or two 100G WaveLogic 3 OCLD circuit packs with a transponder connection between the line-side ports. The latency value is measured from the line-side Rx port of one 100G OCLD, Flex2 WaveLogic 3 OCLD, and/or 100G WaveLogic 3 OCLD circuit pack forming the regen pair to the line-side Tx port of the other 100G OCLD, Flex2 WaveLogic 3 OCLD and/or 100G WaveLogic 3 OCLD circuit pack forming the regen pair. Note 3: The latency of the 100G OCLD/ 100G WaveLogic 3 OCLD Regen by itself is not measurable because the 100G WaveLogic 3 OCLD and 100G OCLD lines must always be bookended. For 100G OCI/100G WaveLogic 3 OCLD to 100G WaveLogic 3 OCLD/100G OCLD Regen to 100G OCLD /100G OCI, total unidirectional latency excluding 100G OCIs is 94 s without Latency optimized mode and 64 s with Latency optimized mode. Note 4: The latencies in the two directions through this hybrid regen type are not equal. The larger of the two latencies is listed for performance optimized and latency optimized.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-125

100G circuit packs provisioning procedures


The following flowcharts provide the various steps/procedures that must be performed in order to have the 100G OCLD/100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD and 10x10GE MUX/10x10G MUX/100GE OCI/100G OCI circuit packs ready to carry traffic. In the flowcharts, 100G OCLD refers to both the 100G OCLD and WaveLogic 3 OCLD circuit packs.

10x10GE MUX / 10x10G MUX / 100GE OCI and 100G OCLD/100G WaveLogic 3 OCLD
Install 100G OCLD and 10x10GE MUX/10x10G MUX/ 100GE OCI circuit packs, and install client pluggable(s) Procedures 2-1 and 2-2 Fiber client and line side ports Procedures 2-3 and 2-4

Note 1: To use the photonic layer, make sure the photonic layer is provisioned. Refer to "Photonic circuit packs provisioning procedures" in 323-1851-102.6. Note 2: 1+1 Port TPT is supported on 10x10G MUX (NTK529BB) only.

Edit 100G OCLD OTM4 facility parameters (Tx Wavelength and Tx Power) Procedure 2-6

Add client facility if applicable Procedure 2-5

Edit client facility paramters Procedure 2-6

Provision ODU4 transponder cross-connection between the 10x10GE MUX/10x10G MUX/100GE OCI and the 100G OCLD Procedure 2-9 Refer to "Photonic network SLAT" in Photonic Layer Guide NTRN15DA

Is client side protection required?

Yes

Change protection scheme to 1+1 Port TPT Procedure 2-7

No Is GCC0 or GCC1 required? No Yes Provision GCC0/GCC1 Procedure 2-8

Yes Is this to be carried over a Photonic Layer? End Procedure

No

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-126 100G circuit packs

100G OCI and 100G OCLD/100G WaveLogic 3 OCLD


Install 100G OCLD and 100G OCI circuit packs Procedure 2-1 Change the 100G OCI equipment profile if required Procedures 2-10

Note: To use the photonic layer, make sure the photonic layer is provisioned. Refer to "Photonic circuit packs provisioning procedures" in 323-1851-102.6.

Install client pluggable(s) Procedure 2-2

Fiber client and line side ports Procedures 2-3 and 2-4

Edit 100G OCLD OTM4 facility parameters (Tx Wavelength and Tx Power) Procedure 2-6

Add client facility if applicable Procedure 2-5

Edit client facility paramters Procedure 2-6 Refer to "Photonic network SLAT" in Photonic Layer Guide NTRN15DA

Provision ODU4 transponder cross-connection between the 100G OCI and the 100G OCLD Procedure 2-9

Yes Is GCC0 or GCC1 required? No Yes Provision GCC0/GCC1 Procedure 2-8 Is this to be carried over a Photonic Layer? End Procedure

No

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-127

100G OCLD/100G WaveLogic 3 OCLD regenerator


Install 100G OCLD circuit packs Procedure 2-1 Fiber line side ports Procedures 2-3 & 2-4

Note: To use the photonic layer, make sure the photonic layer is provisioned. Refer to "Photonic circuit packs provisioning procedures" in 323-1851-102.6.

Edit 100G OCLD OTM4 facility parameters (Tx Wavelength and Tx Power) Procedure 2-6 Provision ODU4 transponder cross-connection between the 100G OCLDs Procedure 2-9 See "Photonic Network SLAT" in the Photonic Layer Guide NTRN15DA

Yes Is GCC0 Required? No Yes Provision GCC0 Procedure 2-8 Is this to be carried over a Photonic Layer? End Procedure

No

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-128 100G circuit packs

10x10GE MUX / 10x10G MUX and Flex2 WaveLogic 3 OCLD


Install Flex2 WaveLogic 3 OCLD and 10x10GE MUX/10x10G MUX circuit packs, and install client pluggable(s) Procedures 2-1 and 2-2

Fiber client and line side ports Procedures 2-3 and 2-4

Note 1: To use the photonic layer, make sure the photonic layer is provisioned. Refer to "Photonic circuit packs provisioning procedures" in 323-1851-102.6. Note 2: 1+1 Port TPT is supported on 10x10G MUX (NTK529BB) only.

Change the 100GOCLD equipment profile Procedures 2-10

Add OTM4 facility on 100GOCLD(s) and add client facilities Procedure 2-5

Edit 100GOCLD OTM4 facility parameters (Tx Wavelength and Tx Power) Procedure 2-6

Edit client facility paramters Procedure 2-6

Provision ODU4 transponder cross-connection between the 10x10GE MUX/10x10G MUX and the Flex2 WaveLogic 3 OCLD(s) Procedure 2-9 Refer to "Photonic network SLAT" in Photonic Layer Guide NTRN15DA

Is client side protection required?

Yes

Change protection scheme to 1+1 Port TPT Procedure 2-7

No Is GCC0 or GCC1 required? No Yes Provision GCC0/GCC1 Procedure 2-8

Yes Is this to be carried over a Photonic Layer? End Procedure

No

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-129

100G OCI and Flex2 WaveLogic 3 OCLD


Install Flex2 WaveLogic 3 OCLD and100G OCI circuit packs Procedure 2-1

Change the 100GOCLD equipment profile Procedures 2-10 Change the 100GOCI equipment profile if required Procedures 2-10

Note: To use the photonic layer, make sure the photonic layer is provisioned. Refer to "Photonic circuit packs provisioning procedures" in 323-1851-102.6.

Install client pluggable(s) Procedure 2-2 Fiber client and line side ports Procedures 2-3 and 2-4

Add OTM4 facility on 100GOCLD(s) Procedure 2-5

Edit 100GOCLD OTM4 facility parameters (Tx Wavelength and Tx Power) Procedure 2-6 Edit client facility paramters Procedure 2-6 Refer to "Photonic network SLAT" in Photonic Layer Guide NTRN15DA

Provision ODU4 transponder cross-connection between the 100G OCI and the Flex2 WaveLogic 3 OCLD(s) Procedure 2-9

Yes Is GCC0 or GCC1 required? No Yes Provision GCC0/GCC1 Procedure 2-8 Is this to be carried over a Photonic Layer? End Procedure

No

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-130 100G circuit packs

Flex2 WaveLogic 3 OCLD regenerator


Install Flex2 WaveLogic 3 OCLD circuit packs Procedure 2-1

Note: To use the photonic layer, make sure the photonic layer is provisioned. Refer to "Photonic circuit packs provisioning procedures" in 323-1851-102.6.

Fiber line side ports Procedures 2-3 & 2-4 Change the 100GOCLD equipment profile Procedures 2-10

Add OTM4 facility on 100GOCLD(s) Procedure 2-5

Edit 100GOCLD OTM4 facility parameters (Tx Wavelength and Tx Power) Procedure 2-6 Provision ODU4 transponder cross-connection between the Flex2 WaveLogic 3 OCLDs Procedure 2-9 See "Photonic Network SLAT" in the Photonic Layer Guide NTRN15DA

Yes Is GCC0 Required? No Yes Provision GCC0 Procedure 2-8 Is this to be carried over a Photonic Layer? End Procedure

No

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-131

Provisioning rules summary for the Flex2 WaveLogic 3 OCLD circuit packs
General rules: Auto-provisioning a Flex2 WaveLogic 3 OCLD circuit pack sets the equipment profile to None. The OTM4 facility is not created.

Rules for editing the equipment profile: The equipment profile can be edited only if no facility exists. The equipment profile can be edited from None to QPSK100G or 2xBPSK100G, or from QPSK100G or 2xBPSK100G to None. Editing the equipment profile directly from QPSK100G to 2xBPSK100G, or vice versa, is not supported. You can also set the equipment profile to QPSK100G or 2xBPSK100G when you manually provision a Flex2 WaveLogic 3 OCLD circuit pack. Successful editing of the equipment profile to QPSK100G or 2xBPSK100G auto-creates the OTM4 facility (or facilities).

QPSK mode: In QPSK mode (equipment profile set to QPSK100G), one Flex2 WaveLogic 3 OCLD circuit pack provides a 100G QPSK OCLD interface. Provisioning a Flex2 WaveLogic 3 OCLD circuit pack manually with the equipment profile set to QPSK100G auto-creates the OTM4 facility.

BPSK mode: In BPSK mode (equipment profile set to 2xBPSK100G), two adjacent Flex2 WaveLogic 3 OCLD circuit packs form a 100G BPSK circuit pack group to provide a 100G BPSK OCLD interface. The left slot OCLD is called the prime circuit pack. The right slot OCLD is called the member circuit pack. The following pairings are supported: NTK539BH + NTK539BH NTK539BH + NTK539BB NTK539BB + NTK539BB NTK539BE + NTK539BE Before you can provision the BPSK mode, the two adjacent slots to be part of the 100G BPSK circuit pack group must be either unprovisioned or provisioned with compatible Flex2 WaveLogic 3 OCLD circuit packs with the equipment profile set to None.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-132 100G circuit packs

Manually editing the equipment profile from None to 2xBPSK100G is supported on the prime circuit pack only. Successful editing auto-creates the member equipment (if not already existing) in the right slot with the same PEC as the prime sets the equipment profile to 2xBPSK100G on both the prime and member equipment auto-creates the OTM4 facility on both the prime and member equipment

Manually editing the equipment profile on the member circuit pack is not supported. The member OTM4 facility, which is auto-created/deleted with the prime OTM4 facility, cannot be manually added/deleted. The member circuit pack cannot be manually deleted until the equipment profile is changed to None on the prime circuit pack. In 7-slot shelves and 14-slot converged shelves (NTK503ADE5, NTK503BDE5, NTK503CDE5), the prime circuit pack must be in an odd slot.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-133

Table 2-26 provides references to different procedures covered in this chapter.


Table 2-26 Procedures in this chapter Topic Procedure 2-1 Provisioning a circuit pack automatically Procedure 2-2 Provisioning a pluggable automatically Procedure 2-3 Routing fiber-optic cables onto the 6500 shelf Procedure 2-4 Connecting fiber-optic cables to circuit packs Procedure 2-5 Adding a facility to an equipment Procedure 2-6 Editing facility parameters Page 2-134 2-136 2-137 2-140 2-143 2-147

Procedure 2-7 Changing the protection scheme for a pair of facilities 2-148 Procedure 2-8 Adding a new entry in the communications settings Procedure 2-9 Adding a transponder connection Procedure 2-10 Changing the equipment profile Procedure 2-11 Changing the primary state of a facility Procedure 2-12 Changing the primary state of a circuit pack or pluggable Procedure 2-13 Deleting a facility from an equipment Procedure 2-14 Deleting a circuit pack or pluggable 2-152 2-154 2-156 2-158 2-160 2-162 2-164

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-134 100G circuit packs

Procedure 2-1 Provisioning a circuit pack automatically


If automatic equipping is enabled, a 100G circuit pack and any pluggables present auto-provision when inserted in the shelf. The circuit pack and pluggables default to in-service. Facilities may or may not auto-provision, depending on the circuit pack or pluggable type. See Table 2-27 on page 2-145 for details. The primary state of an auto-created facility defaults to the primary state of its parent equipment. To enable automatic equipping, refer to the Enabling/disabling slot-based automatic equipping procedure in Administration and Security, 323-1851-301. See the Equipping rules sections for supported slots for 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 100GE OCI, 100G OCI, and 10x10GE MUX/10x10G MUX circuit packs. If a circuit pack is inserted in an unsupported slot, an Autoprovisioning Mismatch alarm is raised.

CAUTION
Risk of equipment damage

Electrostatic discharge can damage electrostatic sensitive devices. Use antistatic protection to avoid damaging circuit packs.

CAUTION
Risk of circuit pack damage

Do not force a circuit pack all the way to the back of its slot if it resists insertion. Before installing a circuit pack, make sure you know the detailed procedure for inserting the circuit packs.

CAUTION
Risk of incorrect installation

Make sure that the circuit pack lock/eject latches are locked in position. If the lock covers are not locked, the latch sensors on the circuit pack do not allow the shelf to identify the circuit pack, and do not allow the circuit pack to autoprovision.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-135 Procedure 2-1 (continued) Provisioning a circuit pack automatically

If a 100G OCLD, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 10x10GE MUX, 10x10G MUX, 100GE OCI, or 100G OCI circuit pack is inserted in a 14-slot shelf, high flow fan requirement must be met before the card can be provisioned. For more information on shelf high flow fan, see node information in Administration and Security, 323-1851-301.

Prerequisites
To provision equipment for an empty equipment slot, ensure the last equipment that occupied the slot and its related facilities and cross-connects have been deleted. Ensure the plastic pin protector on the circuit pack has been removed. Ensure automatic equipping is enabled.
Action Insert the circuit pack in the correct slot in the shelf. If you are logged in to Site Manager when you automatically provision a circuit pack, the Equipment & Facility Provisioning application will auto-refresh to display the circuit pack in the list of available equipment. You can also click the Refresh button to do the manual refresh.
end

Step 1

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-136 100G circuit packs

Procedure 2-2 Provisioning a pluggable automatically


Pluggables are supported on the 10x10GE MUX, 10x10G MUX, 100GE OCI, and 100G OCI circuit packs only. This procedure is not applicable to 100G OCLD/100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit packs. If automatic equipping is enabled, when inserted in the circuit pack, a pluggable is automatically provisioned. Facilities may or may not auto-provision, depending on the pluggable type. See Table 2-27 on page 2-145 for details. The primary state of an auto-created facility defaults to the primary state of its parent equipment. To enable automatic equipping, refer to the Enabling/disabling slot-based automatic equipping procedure in Administration and Security, 323-1851-301.

CAUTION
Risk of equipment damage

Electrostatic discharge can damage electrostatic sensitive devices. Use antistatic protection to avoid damaging circuit packs.

Prerequisites
To provision a pluggable for an empty circuit pack port, ensure the last pluggable that occupied the circuit pack port and its related facilities and cross-connects have been deleted. Ensure the plastic pluggable port protector has been removed. Ensure automatic equipping is enabled.
Action Insert the pluggable in the correct circuit pack port in the shelf.
end

Step 1

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-137

Procedure 2-3 Routing fiber-optic cables onto the 6500 shelf


Use this procedure to route fiber-optic cables onto the 7-slot, 14-slot or 32-slot 6500 shelf, as applicable. In order to prevent congestion in the shelf fiber manager and minimize interference between fiber patch cords and a shelf front cover, you must consider the recommendations detailed in Some operational considerations in 323-1851-151, Planning - Ordering Information, if any of the following apply: using fiber patch cords with a boot length greater than 42.5 mm (not recommended, but using an extended depth cover solution will provide additional space in front of the circuit packs) using in-line optical attenuators (fixed pads) (not recommended, but using an extended depth cover solution will provide additional space in front of the circuit packs) using fiber patch cords with a 2.0 mm diameter when more than 192 fibers are required per side in a 14-slot shelf or per quadrant in a 32-slot shelf (using bend insensitive optical patch cords with 1.6 mm diameter is recommended when fiber manager congestion is a concern)

See Figure 2-32 on page 2-139 for an overview of fiber routing on the shelf.

CAUTION
Risk of fiber-optic cable damage

The minimum bend radius for fiber-optic cable is 1.5 in. (3.8 cm). Observe this limit at all times to avoid low fiber-optic cable performance or damage.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-138 100G circuit packs Procedure 2-3 (continued) Routing fiber-optic cables onto the 6500 shelf

CAUTION
Risk of equipment damage

Electrostatic discharge can damage electrostatic sensitive devices. Use antistatic protection to avoid damaging circuit packs.

Step 1 2

Action Wear an antistatic wrist strap to protect the shelf from static damage. Connect wrist strap to an available ground point. Select your next step: If the shelf cover is installed on the card cage Then Remove the shelf cover (refer to the appropriate procedure in Part 2 of Installation, 323-1851-201).

not installed on the card cage Go to step 3. 3 4 Flip down the fiber channel door (if applicable). Route the optical fibers or cables through the fiber channel. Route optical fibers or cables that terminate on slots 1 to 7 of 14-slot shelf or slot 1 to 8 and 21 to 28 of 32-slot shelf to the left side of the rack through the appropriate channel of the fiber routing guide. Route optical fibers or cables that terminate on slots 8 to 14 of 14-slot shelf or slot 11 to 18 and 31 to 38 of 32-slot shelf to the right side of the rack through the appropriate channel of the fiber routing guide. For 7-slot shelf, route optical fibers that terminate on slots1 to 4 toward the bottom of the rack through the appropriate channel of the fiber routing guide. Route optical fibers of slots 5 to 7 toward the top of the rack. Use external fiber management drawers to store excess fiber cable. Fiber slack storage is not provided for fibers leaving the 6500 shelf. 5 6 Close the fiber channel door (if applicable). If you have removed the shelf cover to route optical fibers and cables, re-install the shelf cover (refer to the appropriate procedure in Part 2 of Installation, 323-1851-201).
end

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-139 Figure 2-32 Example of fiber routing on the 14-slot 6500 optical shelf

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-140 100G circuit packs

Procedure 2-4 Connecting fiber-optic cables to circuit packs


Use this procedure to connect fiber-optic cables to circuit packs.

Prerequisites
Make sure you have the appropriate patch cords before connecting fiber-optic cables. Make sure you have the correct tool to disconnect the connector. See Figure 2-33 on page 2-141. If you are using fixed attenuators for the optical interfaces and the shelf is equipped with a front cover, do not add the attenuators on the optical interface. Instead, add the required attenuators to the patch panel or inside a fiber storage tray. For 6500 circuit packs such as SMUX that the fiber connection is coming out from faceplate at 90 degrees, use fibers with standard short 42.5 mm flexible strain relief boots, NTTC50xxV6 Ciena-supplied patchcords or equivalent with Telcordia GR-326 compliant, short flexible LC strain relief boot (Corning or equivalent). Do not install in-line plug attenuators at the 6500 circuit pack faceplate on ports that are perpendicular to the faceplate (also not recommended on angled ports). See Figure 2-34 on page 2-142.

CAUTION
Risk of equipment damage

Electrostatic discharge can damage electrostatic sensitive devices. Use antistatic protection to avoid damaging circuit packs.

CAUTION
Risk of personal injury

When inserted in a shelf slot, the optical interface circuit pack emits laser light that can blind. Keep all optical connectors on the optical interface circuit packs capped when they are not connected to optical fiber cables. Never look directly into the end of an optical fiber.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-141 Procedure 2-4 (continued) Connecting fiber-optic cables to circuit packs Step 1 Action Inspect and clean connectors and adaptors on patch cords. See Cleaning Connectors chapter in Part 2 of Installation, 323-1851-201. Make sure the two connectors to be mated are clean. 2 3 4 Connect the fiber-optic patch cord to the circuit pack port. Repeat step 1 and step 2 for all ports on the circuit pack. Making sure not to violate the fiber-optic cable minimum bend radius, place any slack fiber-optic cable in external fiber management drawers.
end

Figure 2-33 LC connector assembly and connector tool

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-142 100G circuit packs Figure 2-34 6500 optical fiber boot length

Example of incorrect boot length

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-143

Procedure 2-5 Adding a facility to an equipment


Use this procedure to: add a facility that was manually deleted add a facility which is not auto-created add child TCMTTP or TCMCTP facilities to an OTM facility

See Table 2-27 on page 2-145 for facility support on 100G circuit packs and pluggable equipment. The member OTM4 facility in a 100G BPSK circuit pack group is auto-created when the prime OTM4 facility is added.

Prerequisites
To perform this procedure you must use an account with a level 3 or higher UPC.
Step 1 2 3 4 5 6 Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. In the Equipment area, select the equipment or pluggable that will support the facility. Click Add in the Facility area to open the Add facility dialog box. If applicable, select the facility type from the Facility Type drop-down list. Selecting the OC192 or STM64 facility type automatically sets the port mode to the appropriate mode. 7 8 If adding a child TCMTTP or TCMCTP facility, click the Add Child button in the parent OTM facility area. Select the required parameters from the drop-down lists. See the following for facility attribute descriptions: Table 2-33 on page 2-168 for OC192 /STM64 facility parameters Table 2-34 on page 2-170 for ETH10G and ETH100G facility parameters Table 2-36 on page 2-177 for OTM2 facility parameters Table 2-37 on page 2-181 for OTM4 facility parameters Table 2-38 on page 2-191 for FLEX facility parameters Table 2-39 on page 2-193 for TCMTTP and TCMCTP facility parameters 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

2-144 100G circuit packs Procedure 2-5 (continued) Adding a facility to an equipment Step 9 Action If the circuit pack or pluggable is in-service, the primary state of the new facility defaults to in-service. You have the option to change the primary state from IS to OOS. If the circuit pack or pluggable is out-of-service, the primary state of the new facility can only be out-of-service. Click OK to add the facility and close the Add facility dialog box.
end

10

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-145 Table 2-27 Facilities supported on 100G circuit packs (Note 1) Circuit pack (Equipment) 10x10GE MUX (100GMUX) (Note 3) NTK529BAE5 Facilities on the circuit pack OTM4 (auto) Pluggable equipment PSFP Facilities on the pluggable (Note 2) ETH10G (OTM2) (auto)

OTM4 (auto), 10x10G MUX TCMCTP (100GMUX) (Note 3 and Note 4) NTK529BBE5

P10GEL P10GSEL

ETH10G (WAN Note 5, OTM2) (auto), TCMCTP ETH10G (WAN Note 5, OTM2), TCM CTP OC192/STM64 (OTM2), TCMCTP

P10GSOEL

ETH10G (WAN Note 5, OTM2), TCM CTP OC192/STM64 (OTM2), TCMCTP OTM2 (ADJ), TCMTTP, TCMCTP FLEX (OTM2, ADJ, WAN Note 6) (Note 7), TCM CTP

PXFP 100GE OCI (100GOCI) NTK529AAE5 100G OCI (100GOCI) NTK529AC N/A PCFP

OTM2 (ADJ), TCMTTP, TCMCTP ETH100G (OTM4) (auto)

N/A

PCFP

ETH100G (OTM4) (auto), TCM CTP or OTM4 (auto), TCM TTP, TCM CTP depending on the Equipment Profile

100G OCLD/100G OTM4 (ADJ) (auto) WaveLogic 3 OCLD (Note 10) (100GOCLD) (Note 8) NTK539Tx/Ux Flex2 WaveLogic 3 OCLD (100GOCLD) (Note 8) NTK539Bx

N/A

N/A

OTM4 (ADJ) (Note 9 N/A and Note 10)

N/A

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-146 100G circuit packs Table 2-27 (continued) Facilities supported on 100G circuit packs (Note 1) Circuit pack (Equipment) Facilities on the circuit pack Pluggable equipment Facilities on the pluggable (Note 2)

Note 1: Refer to Table 2-13 on page 2-69 and Table 2-20 on page 2-99 for the supported pluggable modules in this release. Note 2: The (auto) means the facility is auto-provisioned upon equipment/pluggable equipment creation. The facilities in brackets are facilities auto-created on the same port as the main facility. These facilities inherit the primary state of the main facility and are auto-deleted when the main facility is deleted. Note 3: On the 100GMUX, ports 1 to 10 are the client interfaces. There is no line port. A virtual aggregate OTM4 facility (port 100) is auto-provisioned on the 100GMUX. Note 4: All Broadband circuit packs that support transparent OC192/STM64 transport can similarly support transparent 10GE WAN transport through the use of the OC192/STM64 facility type. Make sure the selected XFP supports OC192/STM64 facility type. XFPs that do not support OC192/STM64 facility type (such as NTTP81xx) cannot be used to support the 10GE WAN protocol on these circuit packs. Note 5: The WAN facility is auto-created only when the ETH10G packet mapping is 10.7G GFP. Note 6: The WAN facility is auto-created only with the FC1200 FLEX facility. Note 7: The FLEX facility is only supported on the NTTP84BA, NTTP86AA, or NTTP86BA XFP. FC800 is supported on NTTP86AA and NTTP86BA only while FC1200 is supported on NTTP84BA, NTTP86AA, and NTTP86BA. Note 8: On the 100G OCLD/100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit packs, port 1 is the OTM4 line interface (100G). There are no client ports. Note 9: See Provisioning rules summary for the Flex2 WaveLogic 3 OCLD circuit packs on page 2-131 for more information on the rules related to this circuit pack. Note 10: OTM4 TX and OTM4 RX facilities represent the TX and RX portions of the OTM4 facility.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-147

Procedure 2-6 Editing facility parameters


Use this procedure to edit the facility parameters for a facility.

Prerequisites
To perform this procedure, you must use an account with a level 3 or higher UPC.
Step 1 2 3 4 5 Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. In the Equipment area of the Equipment & Facility Provisioning application, select the circuit pack or pluggable whose facilities you want to edit. Select the appropriate facility from the Facility Type drop-down list if more than one facility type is supported. See Table 2-27 on page 2-145 for facilities supported on 100G circuit packs. 6 7 8 In the Facility area, select the facility you want to edit. Click Edit in the Facility area to open the Edit Facility dialog box. Select the required parameters from the drop-down lists. See the following for facility attribute descriptions: 9 Table 2-33 on page 2-168 for OC192 /STM64 facility parameters Table 2-34 on page 2-170 for ETH10G and ETH100G facility parameters Table 2-35 on page 2-175 for WAN facility parameters Table 2-36 on page 2-177 for OTM2 facility parameters Table 2-37 on page 2-181 for OTM4 facility parameters Table 2-38 on page 2-191 for FLEX facility parameters Table 2-39 on page 2-193 for TCMTTP and TCMCTP facility parameters Table 2-40 on page 2-194 for ADJ facility parameters
end

Click OK.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-148 100G circuit packs

Procedure 2-7 Changing the protection scheme for a pair of facilities


Use this procedure to change the protection scheme for a pair of facilities: from 1+1 Port TPT to unprotected (applicable to OTM2 client or mapping facilities on 10x10G MUX) from unprotected to 1+1 Port TPT (applicable to OTM2 client or mapping facilities on 10x10G MUX)

CAUTION
Risk of traffic loss Changing the protection scheme is a service impacting procedure. The following apply when changing the protection scheme: In both the working and protection 100G MOTR group, the 10x10G MUX and 100G OCLD/100G WaveLogic 3 OCLD must be mated (ODU4 transponder connection). The working and protection 100G OCLDs can be different variants. For example, the working 100G OCLD can be NTK539TA and the protection 100G OCLD can be NTK539TB. The working and protection 100G WaveLogic 3 OCLD circuit packs can be different variants, for example, NTK539UC being working and NTK539UD being protection. The working and protection Flex2 WaveLogic 3 OCLD circuit packs can be different variants, both in QPSK mode. For example, NTK539BB being working and NTK539BH being protection. If the 10x10G MUX does not have the FPGA load which supports 1+1 Port TPT protection, you must perform a cold restart of the circuit pack to upgrade the FPGA load before provisioning the 1+1 Port TPT protection. The OTM2 facility can be the OTM2 client or the OTM2 mapping facility of a non-OTM2 client. Protection can be provisioned between working and protection OTM2 mapping facilities or between OTM2 client facilities. When the working and protection OTM2 facilities are OTM2 layer facilities, their parent client facilities must be the same type. For example, both are OC192 client facilities.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-149 Procedure 2-7 (continued) Changing the protection scheme for a pair of facilities

The XFPs equipped on the 10x10G MUX circuit pack that is connected to the TPT must be NTTP84BA or NTTP86BA. For 1550 nm applications, the NTTP84AA XFP can be used, but only with the 10-channel TPT (NT0H59ACE5), which is the only qualified variant for 1550 nm applications. Performance is not guaranteed for other XFP types. For 10x10G MUX circuit pack mated with 100G OCLD, the mate 100G OCLD must be provisioned in the adjacent slot to the right. The valid protection group slots are: {1, 2-3} and {4, 5-6}, or {9, 10-11} and {12, 13-14} in a 14-slot shelf {1, 2-3} and {4, 5-6}, {13, 14-15} and {16, 17-18}, {21, 22-23} and {24, 25-26}, or {33, 34-35} and {36, 37-38} in a 32-slot shelf {1, 2-3} and {4, 5-6} in a 7-slot shelf

For 10x10G MUX circuit pack mated with 100G WaveLogic 3 OCLD, the 10x10G MUX circuit packs must be in between the 100G WaveLogic 3 OCLD circuit packs. The valid protection group slots are: {1o, 2m} and {3m, 4o}, or {11o, 12m} and {13m, 14o} in a 14-slot shelf {1o, 2m} and {3m, 4o}, {5o, 6m} and {7m, 8o}, {11o, 12m} and {13m, 14o}, {15o, 16m} and {17m, 18o}, {21o, 22m} and {23m, 24o}, {25o, 26m} and {27m, 28o}, {31o, 32m} and {33m, 34o}, or {35o, 36m} and {37m, 38o} in a 32-slot shelf {1o, 2m} and {3m, 4o} in a 7-slot shelf where o stands for 100G WaveLogic 3 OCLD and m stands for 10x10G MUX.

For 10x10G MUX circuit pack mated with Flex2 WaveLogic 3 OCLD in QPSK mode, the 10x10G MUX circuit packs must be in between the Flex2 WaveLogic 3 OCLD circuit packs. The valid protection group slots are the same as those for the 100G WaveLogic 3 OCLD. The port on which working and protection facilities are provisioned must be the same. For example, if the working client facility is provisioned on port 1 of the working 10x10G MUX, the protection client facility must be provisioned on port 1 of the protection 10x10G MUX. The LOFEF client port parameter must be set to Disabled.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-150 100G circuit packs Procedure 2-7 (continued) Changing the protection scheme for a pair of facilities

Prerequisites
To perform this procedure, you must: ensure you have all the documentation relating to deleting transponder connections and changing a facility state. Refer to the Deleting transponder connections procedure in Part 1 of Configuration Bandwidth and Data Services, 323-1851-320, and Procedure 2-11, Changing the primary state of a facility on page 2-158 for details. use an account with a level 3 or higher UPC
Action Select the required network element in the navigation tree. If you are changing the protection scheme from unprotected to 1+1 Port TPT from 1+1 Port TPT to unprotected 3 4 Then go to step 3 step 5

Step 1 2

Change the protection facility to the out-of-service state. See Procedure 2-11, Changing the primary state of a facility on page 2-158.

CAUTION
Risk of traffic loss

You must provision the TPT protection group before connecting the Tx fiber of the protection circuit pack to the TPT tray. Otherwise, traffic can be impacted.
Ensure that the protection Tx fiber is not connected to the TPT tray. Go to step 6. 5 Ensure to disconnect the protection card fibers from the TPT tray. Change the protection facility to the out-of-service state. See Procedure 2-11, Changing the primary state of a facility on page 2-158. Select Protection Provisioning from the Protection drop-down menu to open the Protection Provisioning application. Select the appropriate equipment or facility type and shelf from the Type and Shelf drop-down lists. The provisioning data table opens. 8 Select an entry from the table. When changing the protection scheme, provisioning the protection scheme for one of the facilities/circuit packs in a pair automatically provisions the protection scheme for the other facility/circuit packs in the pair.

6 7

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-151 Procedure 2-7 (continued) Changing the protection scheme for a pair of facilities Step 9 10 11 Action Click Edit to open the Edit protection provisioning dialog box. Select the radio button of the new protection scheme (Unprotected, 1+1 Port TPT). If you are changing the protection scheme from unprotected to 1+1 Port TPT from 1+1 Port TPT to unprotected 12 Then go to step 12 step 13

Select the OTN G.873.1 remote standard if applicable. You can change the Revertive mode (Yes or No) and Wait to restore time (if Revertive mode is Yes). See the Changing the protection parameters for a pair of facilities or equipment procedure in Part 2 of Configuration Provisioning and Operating, 323-1851-310.

13 14 15 16 17 18

Click OK. Click Yes in the confirmation dialog box. Connect the protection Tx fiber to the TPT tray if 1+1 Port TPT is provisioned. Change the working and protection slot facilities back to the in-service state if applicable. Repeat this procedure to provision the same protection scheme on the node at the other end in the protection configuration if it has not been done. Run the protection exerciser to detect potential protection misconfigurations. Refer to the Running/inhibiting the exerciser procedure in Part 2 of Configuration - Provisioning and Operating, 323-1851-310.
end

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-152 100G circuit packs

Procedure 2-8 Adding a new entry in the communications settings


Use this procedure to add a new entry (interface, circuit, router) in the communications settings. For more information on these parameters and how they apply to the DCN, refer to Part 4 of Planning, NTRN10CF.

Prerequisites
To perform this procedure, you must use an account with a level 3 UPC or higher.
Step 1 2 3 4 5 6 7 Action Select the required network element in the navigation tree. Select Comms Setting Management from the Configuration drop-down menu to open the Comms Setting Management application. Select the required tab. Select the required shelf from the Shelf drop-down list. Select the appropriate comms type from the Router type or Interface type drop-down list. Click Add to open the appropriate add dialog box. Add the parameters as required (if appropriate). See the following for parameters that can be added: Interfaces Lower Layer DCC/GCC parameters on page 2-196 Routers IISIS Router parameters on page 2-197 IISIS Circuit parameters on page 2-198 OSPF Router parameters on page 2-200 OSPF Circuit parameters on page 2-201 For the Add IISIS Router Parameters and the Add OSPF Router Parameters dialogs, you have the option of adding distribution lists. To add a distribution list, use the Add button in Redistribution section (lower section). A maximum of 80 distribution lists can be added for each type of list. To delete a distribution list, select the distribution list in the Redistribution section (lower section) and select Delete.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-153 Procedure 2-8 (continued) Adding a new entry in the communications settings Step 8 Action If the dialog allows more than one entry to be added and you want to add another entry otherwise 9 Click OK.
end

Then click Apply, go to step 7 go to step 9

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-154 100G circuit packs

Procedure 2-9 Adding a transponder connection


Use this procedure to add 2WAY transponder connections to a network element for 100G circuit packs. For the 10x10G MUX circuit pack (NTK529BA), the OPU Payload Type Mismatch alarm is raised if a new ODU4 transponder connection is added in Release 9.0 and above, and the 10x10G MUX circuit pack at the remote end of the connection has an ODU4 transponder connection that was created pre-Release 9.0. To clear the alarm, delete and re-add the ODU4 transponder connection associated with the remote 10x10G MUX circuit pack. Refer to the OPU Payload Type Mismatch alarm clearing procedure in Part 2 of Fault Management - Alarm Clearing, 323-1851-543, for further details. Refer to Transponder connections parameters on page 2-204 for more information on transponder connection parameters.

Prerequisites
To perform this procedure, you must use an account with a level 3 or higher UPC have provisioned the equipment and facilities you need for the planned transponder connections review and follow the engineering rules outlined in the Engineering rules and considerations for transponder connections section in Part 1 of Configuration - Bandwidth and Data Services, 323-1851-320.
Action Select the required network element in the navigation tree. Select Cross Connections: Transponder Connections from the Configuration menu. If this is the initial launch of the Transponder Connections application, no transponder connections appear until you perform a Retrieve. Subsequent launches of the Transponder Connections application display transponder connections based on the last filter criteria. 3 4 5 Click Add to display the Add Cross-Connect dialog box. Select a signal rate from the Rate drop-down list. Refer to Table 2-47 on page 2-204 for supported rates. Select a connection type from the Type drop-down list. Refer to Table 2-47 on page 2-204 for supported types.

Step 1 2

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-155 Procedure 2-9 (continued) Adding a transponder connection Step 6 Action Select the required equipment and facility from the drop-down lists for each of the following panels: From To

Site Manager automatically populates the available parameter fields after you select the Rate and Type. Refer to Table 2-48 on page 2-205 for the supported equipment and facility parameters for transponder connections. Attention: For Flex2 WaveLogic 3 OCLD circuit packs in BPSK mode, the connection must be provisioned between the prime OTM4 facilities. You cannot use member OTM4 facilities to create an ODU4 transponder connection. 7 8 9 Click once in the Connection ID text field. Type the connection identifier. Refer to Table 2-47 on page 2-204 for supported options. If you want to provision another transponder connection for this network element have completed the transponder connection provisioning for this network element
end

Then click Apply and go to step 4 OK (Apply & Close)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-156 100G circuit packs

Procedure 2-10 Changing the equipment profile


Use this procedure to change the 100G OCI equipment profile from ETH100G_GMP (default) to OTU4 (NTK529AC variant) or ETH100G_PROPRIETARY (NTK529AA variant), or vice versa, which determines the client facility auto-provisioned when the client pluggable is provisioned. Attention: To change the 100G OCI equipment profile, the 100GOCI equipment must be OOS and there must be no facility provisioned on the client pluggable or no pluggable provisioned. Use this procedure to change the Flex2 WaveLogic 3 OCLD equipment profile from None to QPSK100G or 2xBPSK100G, or vice versa. See Provisioning rules summary for the Flex2 WaveLogic 3 OCLD circuit packs on page 2-131 for more information on the rules related to this circuit pack. Attention: Changing the Flex2 WaveLogic 3 OCLD equipment profile will result in a cold restart of the OCLD circuit pack(s).

Prerequisites
To perform this procedure, you must ensure the associated equipment or pluggable is out-of-service. See Procedure 2-12, Changing the primary state of a circuit pack or pluggable on page 2-160. ensure there are no facility provisioned on the client pluggable or no pluggable provisioned on the 100G OCI circuit pack. ensure there is no facility provisioned on the Flex2 WaveLogic 3 OCLD circuit pack and other conditions as outlined in Provisioning rules summary for the Flex2 WaveLogic 3 OCLD circuit packs on page 2-131 are met. use an account with a level 3 or higher UPC.
Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

Step 1 2

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

100G circuit packs 2-157 Procedure 2-10 (continued) Changing the equipment profile Step 3 4 Action Select the required shelf from the Shelf drop-down list. If you are changing the 100G OCI equipment profile Flex2 WaveLogic 3 OCLD equipment profile 5 6 7 8 9 10 11 Then go to step 5 step 12

In the Equipment area, select the 100GOCI equipment that you want to change the equipment profile. Ensure the 100GOCI equipment is OOS. Ensure there are no facility provisioned on the client pluggable or no pluggable provisioned on the 100G OCI circuit pack. Click Edit in the Equipment area to open the Edit Equipment dialog box. Select the required equipment profile from the Equipment Profile drop-down list. Click OK. If required, put the 100GOCI equipment in-service. See Procedure 2-12, Changing the primary state of a circuit pack or pluggable on page 2-160. You have completed this procedure. In the Equipment area, select the 100GOCLD equipment (for Flex2 WaveLogic 3 OCLD) for which you want to change the equipment profile. For the 2xBPSK100G equipment profile, you can only change the equipment profile on the prime circuit pack. Ensure no facility is provisioned on the 100GOCLD equipment and other conditions as outlined in Provisioning rules summary for the Flex2 WaveLogic 3 OCLD circuit packs on page 2-131 are met. Click Edit in the Equipment area to open the Edit Equipment dialog box. Select the required equipment profile from the Equipment Profile drop-down list. Click OK. Click Yes in the confirmation dialog.
end

12

13

14 15 16 17

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-158 100G circuit packs

Procedure 2-11 Changing the primary state of a facility


Use this procedure to change the primary state of a facility.

CAUTION
Risk of service interruption If you place a facility out-of-service, you can cause a loss of traffic. Note that the facilities in brackets in Table 2-27 on page 2-145 are facilities auto-created on the same port as the main facility. These facilities inherit the primary state of the main facility. To change the primary state of these facilities, you must change the primary state of the main facility. The primary state of the ADJ facility is not editable. The primary state of the member OTM4 facility in a 100G BPSK circuit pack group follows the primary state of the prime OTM4 facility. You can only change the primary state of the prime OTM4 facility.

Prerequisites
To perform this procedure you must use an account with a level 3 or higher UPC.
Step 1 2 3 4 5 6 7 Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. In the Equipment area of the Equipment & Facility Provisioning application, select the circuit pack/port whose facility state you want to change. Select the appropriate facility from the Facility Type drop-down list. In the Facility area, select the facility whose state you want to change. Click Edit in the Facility area to open the Edit facility dialog box.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-159 Procedure 2-11 (continued) Changing the primary state of a facility Step 8 Action Select OOS or IS from the Primary state drop-down list.

CAUTION
Risk of service interruption If you place a facility out-of-service, you can cause a loss of traffic.
9 10 Click OK. If changing the primary state to OOS, click Yes in the warning dialog box.
end

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-160 100G circuit packs

Procedure 2-12 Changing the primary state of a circuit pack or pluggable


Use this procedure to change the primary state of a circuit pack or pluggable to in-service or out-of-service. You must change the primary state of any related facilities to out-of-service before changing the primary state of a circuit pack or pluggable to out-of-service. See Procedure 2-11, Changing the primary state of a facility on page 2-158. You cannot change the primary state of a pluggable to IS if the associated circuit pack is OOS. Changing the primary state of a circuit pack automatically changes the primary state of any provisioned pluggables on that circuit pack to the same state. The primary state of the member equipment in a 100G BPSK circuit pack group follows the primary state of the prime equipment. You can only change the primary state of the prime equipment.

Prerequisites
To perform this procedure, you must use an account with a level 3 or higher UPC.
Step 1 2 3 4 Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. If you are changing the primary state to OOS IS Then go to step 5 step 6

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-161 Procedure 2-12 (continued) Changing the primary state of a circuit pack or pluggable Step 5 Action Ensure any related facilities are out-of-service. See Procedure 2-11, Changing the primary state of a facility on page 2-158.

CAUTION
Risk of service interruption If you place a facility out-of-service, you can cause a loss of traffic.
6 7 8 9 10 Select the circuit pack or pluggable in the Equipment area. Click Edit in the Equipment area to open the Edit Equipment dialog box. Select IS or OOS from the Primary state drop-down list. Click OK. If you are changing the primary state to OOS, click Yes in the warning dialog box.
end

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-162 100G circuit packs

Procedure 2-13 Deleting a facility from an equipment


Use this procedure to delete a facility.

CAUTION
Risk of service interruption If you delete a facility, you can cause a loss of traffic.

Facilities that are auto-created (facilities in brackets in Table 2-27 on page 2-145) when the main facility is created will be auto-deleted when the main facility is deleted. You cannot manually delete an OTM4 facility in a 10x10GE MUX or 10x10G MUX circuit pack. The member OTM4 facility in a 100G BPSK circuit pack group is auto-deleted when the prime OTM4 facility is deleted.

Prerequisites
To perform this procedure, you must ensure the end-to-end service to be deleted is not carrying traffic ensure the facility to be deleted is out-of-service and is not in maintenance state delete the connections of the entire path. Refer to the Deleting transponder connections procedure in Part 1 of Configuration Bandwidth and Data Services, 323-1851-320. delete the IISIS circuit or OSPF circuit and then the GCC link if provisioned on the OTM4 facility to be deleted. See the Deleting an entry in the communications settings procedure in Part 1 of Configuration Provisioning and Operating, 323-1851-310. ensure that no loopback exists on the facility. See the Operating/releasing a loopback procedure in Part 1 of Configuration - Provisioning and Operating, 323-1851-310 to release a loopback if it exists. use an account with a level 3 or higher UPC

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-163 Procedure 2-13 (continued) Deleting a facility from an equipment Step 1 2 3 4 5 6 7 8 Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. In the Equipment area of the Equipment & Facility Provisioning application, select the circuit pack or pluggable whose facilities you want to delete. Select the appropriate facility from the Facility Type drop-down list if more than one facility type is supported. In the Facility area, select the facility you want to delete. Click Delete in the Facility area. Click Yes in the warning dialog box.
end

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-164 100G circuit packs

Procedure 2-14 Deleting a circuit pack or pluggable


Use this procedure to delete a circuit pack or pluggable equipment from the list of provisioned equipment in the Equipment and Facility Provisioning application. Deleting a circuit pack automatically deletes any provisioned pluggables on that circuit pack. The member equipment in a 100G BPSK circuit pack group cannot be deleted until the equipment profile is changed from 2xBPSK100G to None on the prime equipment.

Prerequisites
To perform this procedure, you must use an account with a level 3 or higher UPC delete all connections provisioned through the equipment. Refer to the Deleting transponder connections procedure in Part 1 of Configuration Bandwidth and Data Services, 323-1851-320, for details. delete all facilities on the circuit pack and its associate pluggable, see Procedure 2-13, Deleting a facility from an equipment on page 2-162. put the circuit pack or pluggable to be deleted out-of-service, see Procedure 2-12, Changing the primary state of a circuit pack or pluggable on page 2-160.
Action Select the required network element in the navigation tree. Select Equipment & Facility Provisioning from the Configuration drop-down menu to open the Equipment & Facility Provisioning application. Select the required shelf from the Shelf drop-down list. In the Equipment area, select the equipment (circuit pack or XFP) you want to delete. Click Delete in the Equipment area. Click Yes in the warning dialog box.
end

Step 1 2 3 4 5 6

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-165

Equipment and facility provisioning parameters


Equipment and facility primary and secondary states
Table 2-28 to Table 2-31 on page 2-166 provide information on equipment and facility primary and secondary states.
Table 2-28 Equipment and facility primary states Primary State IS IS-ANR OOS-AU OOS-MA OOS-AUMA OOS-MAANR Description In-service; no failure detected In-service - abnormal; failure exists but entity is still capable of performing some of its provisioned functions (that is partial failure) Out-of-service - autonomous; failure detected Out-of-service - maintenance; no failure detected (OOS for maintenance for provisioning memory administration) Out-of-service autonomous maintenance; failure detected Out-of-service - maintenance - abnormal; partial failure detected

Table 2-29 Equipment secondary states Secondary State Active Fault detected Idle Description Equipment has connections established to the facilities it supports and the connected facilities are in-service Equipment failure detected No connections established to facilities supported on this equipment, all connected facilities are out-of-service, or in-service connected facilities are not on the active traffic path in a protected connection

Mismatched eqp. attribute Mismatched or unknown equipment detected in a provisioned slot Supporting entity outage Unequipped Unknown Supporting equipment has a failure (applicable to pluggables when associated circuit pack is missing or has failed or is mismatched) Equipment is missing Equipment cannot be identified

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-166 100G circuit packs Table 2-30 Facility secondary states Secondary State <null> Disconnected Fault detected Supporting entity outage Description Active, working state for a facility Facility has no connections established Facility failure detected Supporting equipment (pluggable or circuit pack): has a failure, or is missing, or is mismatched, or has an associated connection which is failed. Loopback active Loopback active on facility

Maintenance State Maintenance State is enabled. When in Maintenance State, a facility continues to carry traffic if it can, but does not raise alarms, SNMP traps or Performance Monitoring Threshold Crossing Alerts (PM TCAs). Applies to facilities that support maintenance state. See Table 2-32 on page 2-167. Maintenance state is applicable to these facilities only if they are in out-of-service state. Auto in-service AINS is enabled. Applies to facilities that support AINS. See Table 2-31.

Table 2-31 Automatic INService (AINS) support on 100G circuit packs Equipment 100GOCLD 100GMUX Facility type OTM4 OTM4 ETH10G OTM2 OC192/STM64 FLEX FC800 FC1200 100GOCI OTM4 client Enabled Default value Disabled Disabled Enabled Disable Enabled Enabled child facility (Note): OTM2 child facility (Note): OTM2, STSn child facility (Note): OTM2 Port 100 child facility (Note): OTM2 or WAN/OTM2 Note

Note: The child facility follows the AINS state of its parent facility. The AINS state of the TCM facility is independent of the parent OTMn facility.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-167 Table 2-32 Facilities that support maintenance state Equipment 100GOCLD 100GMUX Facility type OTM4 OTM4 ETH10G OTM2 OC192/STM64 FLEX FC800 child facility (Note): OTM2 FC1200 child facility (Note): OTM2, STSn 100GOCI ETH100G OTM4 client Note: The child facility follows the Maintenance state of its parent facility. The maintenance state of the TCM facility is independent of the parent OTMn facility. child facility (Note): OTM4 child facility (Note): OTM2 Port 100 child facility (Note): OTM2 or WAN/OTM2 Note

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-168 100G circuit packs

OC192/STM64 facility parameters for 100G circuit packs


Table 2-33 provides a list of the OC192/STM64 facility parameters. Applicable to 10x10G MUX circuit packs only.
Table 2-33 OC192/STM64 facility parameters Parameters Unit Primary state Options facility-shelf-slot-port Description Displays the facility, shelf number, slot number, and port number for the selected facility. Read-only.

See Equipment and Sets the primary state of the facility. Default reflects facility primary states primary state of associated equipment. on page 2-165 Note: IS and OOS are selectable. See Facility secondary states on page 2-166 Displays the facility operational state. The AINS state is editable. For more information, see Table 2-31 on page 2-166. The Maintenance state is editable. For more information, see Table 2-32 on page 2-167.

Secondary State

Signal degrade threshold

1x10^-5 1x10^-6 (default) 1x10^-7 1x10^-8 1x10^-9

Sets the signal degrade threshold. Applicable to 10x10G MUX (NTK529BB) only.

Excessive bit error threshold

1x10^-3 (default) 1x10^-4 1x10^-5

Sets the client receive BER threshold that triggers a signal fail (SF) condition. Editable for 10x10G MUX (NTK529BB) only. Read-only for all other 100G circuit packs. Sets the Laser Off Far End Fail status. Determines type of signal conditioning towards subtending equipment. When Enabled, client transmitter laser is shutoff when line faults or head-end client faults are detected. When Disabled, line/multiplex section AIS is sent to subtending equipment when line faults or head-end client faults are detected. Default setting is determined by the setting of the system laser off far end fail parameter in the Node Information application.

Laser Off Far End Fail Disabled Enabled

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-169 Table 2-33 (continued) OC192/STM64 facility parameters Parameters TX Actual Power (dBm) Options TX optical power Unknown (if circuit pack not present) Description Displays the actual client/line transmit optical power. Read-only. When the outgoing transmit optical power level for the monitored port is out of range, the Tx Actual Power parameter displays "OOR". The corresponding OPT-OCH/OCH-OPT value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPT-OCH/OCH-OPT values. Displays the actual client/line receive optical power. Read-only. When the incoming receive optical power level for the monitored port is out of range, the Rx Actual Power parameter displays "OOR". The corresponding OPR-OCH/OCH-OPR value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPR-OCH/OCH-OPR values. Displays the port mode of the facility (SONET or SDH). Read-only.

Rx Actual Power (dBm)

Rx optical power Unknown (if circuit pack not present)

Port Mode

SONET (default for SONET mode) SDH (default for SDH mode)

Customer Defined Facility Identifier

string of up to 64 characters

Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2 or SPAP-2 w/2xOSC is equipped.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-170 100G circuit packs

ETH10G and ETH100G facility parameters


Table 2-34 provides a list of the ETH10G and ETH100G facility parameters. Applicable to 10x10GE MUX, 10x10G MUX, 100G OCI, and 100GE OCI circuit packs only.
Table 2-34 ETH10G and ETH100G facility parameters Parameter Options Description

100GMUX ETH10G Unit Primary State facility-shelf-slot-port See Equipment and facility primary states on page 2-165 Displays the facility, shelf number, slot number, and port number for the selected facility. Read-only. Sets the primary state of the facility. Default reflects primary state of associated equipment. Note: IS and OOS are selectable. Indicates the operational state of the facility. The secondary state can be a combination of one or more states. Read-only. The AINS state is editable. For more information, see Table 2-31 on page 2-166. The Maintenance state is editable. For more information, see Table 2-32 on page 2-167. Laser Off Far End Fail Disabled Enabled Sets the Laser Off Far End Fail status. Determines type of signal conditioning towards subtending equipment. When Enabled, client transmitter laser is shutoff when line faults or head-end client faults are detected. When Disabled, local fault (LF) is sent to subtending equipment when line faults or head-end client faults are detected. Default setting is determined by the setting of the system laser off far end fail parameter in the Node Information application. Advertised flow control None Displays the advertised Ethernet flow control capabilities. Read only. None indicates advertise flow control is not supported.

Secondary State See Facility secondary states on page 2-166

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-171 Table 2-34 (continued) ETH10G and ETH100G facility parameters Parameter Options Description Displays the measured line transmitter optical power. Read-only. When the outgoing transmit optical power level for the monitored port is out of range, the Tx Actual Power parameter displays "OOR". The corresponding OPT-OCH/OCH-OPT value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPT-OCH/OCH-OPT values. Displays the measured line receiver optical power. Read-only. When the incoming receive optical power level for the monitored port is out of range, the Rx Actual Power parameter displays "OOR". The corresponding OPT-OCH/OCH-OPT value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPT-OCH/OCH-OPT values. Sets the Maximum Transfer Unit (MTU) for 10x10G MUX. Not applicable to 10x10GE MUX.

Tx Actual Power Tx optical power value (dBm) Unknown (if circuit pack not present)

Rx Actual Power Rx optical power value (dBm) Unknown (if circuit pack not present)

Maximum Ethernet Frame Size

9600 (default) 1600

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-172 100G circuit packs Table 2-34 (continued) ETH10G and ETH100G facility parameters Parameter Options Description Displays the mapping layer OTM2 OTURATE and client mapping. 10x10GE MUX only supports the 11.09G OPU2e (PCS transparent) mapping. 10.7G - GFP/OPU2 (Standard MAC transparent) This packet mapping provides mapping of 10GE LAN PHY (10G-BASE-R) signal to 10.709G OTU2 signal, via GFP-F, asynchronous, standard WAN. 10.7G - GFP/OPU2+7 (Preamble/ MAC transparent) (default) This packet mapping provides mapping of 10GE LAN PHY (10G-BASE-R) signal to 10.709G OTU2 signal, via GFP-F, asynchronous, Preamble and MAC transparent WAN. 10.7G - GFP/OPU2+7 (Preamble/ Ordered Set/ MAC transparent) This packet mapping provides mapping of 10GE LAN PHY (10G-BASE-R) signal to 10.709G OTU2 signal, via GFP-F, asynchronous, Preamble, Ordered Set transparent, and MAC transparent WAN. 11.05G - OPU1e (PCS transparent) This packet mapping provides mapping of 10GE LAN PHY (10G-BASE-R) to a proportionally wrapped 11.049G OTU1e signal, synchronous, CBR10G. 11.09G - OPU2e (PCS transparent) This packet mapping provides mapping of 10GE LAN PHY (10G-BASE-R) to a proportionally wrapped 11.096G OTU2e signal, synchronous, CBR10G. To change the Packet Mapping, you must delete the ETH10G facility and re-create the ETH10G facility with the new Packet Mapping. Customer Defined Facility Identifier string of up to 64 characters Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2 or SPAP-2 w/2xOSC is equipped.

Packet Mapping See description

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-173 Table 2-34 (continued) ETH10G and ETH100G facility parameters Parameter Options Description

100GOCI ETH100G Unit Primary State facility-shelf-slot-port See Equipment and facility primary states on page 2-165 Displays the facility, shelf number, slot number, and port number for the selected facility. Read-only. Sets the primary state of the facility. Default reflects primary state of associated equipment. Note: IS and OOS are selectable. Indicates the operational state of the facility. The secondary state can be a combination of one or more states. The Maintenance state is editable. For more information, see Table 2-32 on page 2-167. Sets the Laser Off Far End Fail status. Determines type of signal conditioning towards subtending equipment. When Enabled, client transmitter laser is shutoff when line faults or head-end client faults are detected. When Disabled, local fault (LF) is sent to subtending equipment when line faults or head-end client faults are detected. Default setting is determined by the setting of the system laser off far end fail parameter in the Node Information application. Tx Power Actual Tx optical power high High (dBm) value Unknown (if CFP not present) Tx Power Actual Tx optical power low Low (dBm) value Unknown (if CFP not present) Rx Power Actual Rx optical power high High (dBm) value Unknown (if CFP not present) Displays the highest measured received optical power of the CFP multiple optical channels. Read-only. Displays the lowest measured transmit optical power of the CFP multiple optical channels. Read-only. Displays the highest measured transmit optical power of the CFP multiple optical channels. Read-only.

Secondary State See Facility secondary states on page 2-166

Laser Off Far End Fail

Disabled Enabled

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-174 100G circuit packs Table 2-34 (continued) ETH10G and ETH100G facility parameters Parameter Options Description Displays the lowest measured received optical power of the CFP multiple optical channels. Read-only.

Rx Power Actual Rx optical power low Low (dBm) value Unknown (if CFP not present) Packet mapping GMP Proprietary Customer Defined Facility Identifier string of up to 64 characters

Sets the mapping protocol. Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2 or SPAP-2 w/2xOSC is equipped.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-175

WAN facility parameters


Table 2-35 provides a list of the WAN facility parameters. Applicable to 10x10G MUX circuit packs only.
Table 2-35 WAN facility parameters Parameter Options Description

10x10G MUX OCI WAN Unit facility-shelf-slot-port Displays the facility, shelf number, slot number, and port number for the selected facility. Read-only. Indicates the primary state of the WAN facility, which follows the ETH10G or FC1200 primary state. Read-only. Indicates the operational state of the facility. The secondary state can be a combination of one or more states. Read-only. Displays whether the GFP-F or GFP-T frame checksum (4 Byte CRC-32) is appended to each GFP-F or GFP-T frame. "32" adds the frame checksum while "0" does not. Note: To prevent packet loss, the Frame Checksum must be kept at the default value of "0" when using the "10.7G - GFP/OPU2+7 (Preamble/MAC transparent)" packet mapping. Packet Mapping Ethernet Preamble GFP-F for ETH10G WAN GFP-T for FC1200 WAN Keep Discard Displays the WAN to OPU2 mapping format. Read-only. Sets whether the 8 byte Ethernet MAC preamble is kept or discarded during GFP-F mapping. Applicable to ETH10G WAN only. This parameter is determined by the ETH10G packet mapping as follows: "10.7G - GFP/OPU2+7 (Preamble/MAC transparent)" = Keep "10.7G - GFP/OPU2 (Standard MAC transparent)" = Discard "10.7G - GFP/OPU2+7 (Preamble/Ordered Set/MAC transparent)" = Keep Read-only.

Primary State

See Equipment and facility primary states on page 2-165 See Facility secondary states on page 2-166

Secondary State

Frame Checksum

0 (default) 32

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-176 100G circuit packs Table 2-35 (continued) WAN facility parameters Parameter FCS Errored Frames Options Keep (default for ETH10G WAN) Discard (default for FC1200 WAN) GFP RFI Enabled Controls the GFP remote failure indication (RFI) client management frame (CMF) transmission. When enabled, it allows GFP RFI CMF transmission upon WAN link down. Applicable to ETH10G WAN only. Read-only. Controls the support (sending of CMFs) of round trip delay calculation. Applicable to ETH10G WAN only. Read-only. Controls the type of conditioning on the WAN port. WAN conditioning is triggered by local client failures on the Ethernet port. Applicable to ETH10G WAN only. Read-only. Sets the GFP-F or GFP-T User Payload Identifier used for Client Data Frames created in the WAN layer during the GFP-F or GFP-T mapping. This value is not monitored or alarmed and editing of this parameter is only provided to potentially improve interoperability with other equipment. Sets whether legacy client management frame (LEGACYCMF) or G7041CMF is used. For "10.7G - GFP/OPU2+7 (Preamble/Ordered Set/MAC transparent)" mapping, the only option is G7041CDF. Description Sets whether the LAN FCS errored frames are kept or discarded at the client ingress. (Note 3)

Round trip delay Status Conditioning type

Disable

GFP CMF

User Payload Indicator Transmitted (In HEX)

00 to FF (Note 2)

Transparent Ordered Sets

G7041CMF (default) LEGACYCMF G7041CDF

Note 1: Where applicable, the Mapping, Frame checksum, and LAN frame checksum parameters must always be edited as a group, invalid combinations are rejected. Note 2: This value can only be provisioned (via the WAN facility) for the proprietary "10.7G GFP/OPU2+7 (Preamble/MAC transparent)" ETH10G packet mapping. Note 3: When the "FCS Errored Frames" WAN facility parameter is set to "Discard", FCS errored frames (either GFP or MAC FCS errors) are not discarded at the client egress of the 10x10G MUX circuit packs. The only location FCS errored frames are discarded is at the ETH10G client Rx of the 10x10G MUX circuit packs. Additionally, the discarded frames are added to the DFR-E PM count and the Ethernet In Frames Discarded: Total OM count, which do not normally include FCS errored frames.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-177

OTM2 facility parameters


Table 2-36 provides a list of the OTM2 facility parameters. Applicable to 10x10GE MUX and 10x10G MUX circuit packs only.
Table 2-36 OTM2 facility parameters Parameter Unit Primary State Options/ranges facility-shelf-slot-port Description Displays the facility, shelf number, slot number, and port number for the selected facility.

See Equipment and Sets the primary state of the facility. Default reflects facility primary states on primary state of associated equipment. page 2-165 IS and OOS are selectable. See Facility secondary states on page 2-166 Displays the facility operational state. The AINS state is editable. For more information, see Table 2-31 on page 2-166. The Maintenance state is editable. For more information, see Table 2-32 on page 2-167.

Secondary State

Rate

10.7G 11.05G 11.09G

Displays the facility rate.

Optical System Identifier

Sets the optical system identifier used by other applications for network topology building blocks to build an optical network model including DWDM The identifier can include any combination transmit/receive elements. of upper and lower case Setting the optical system identifier in this dialog overrides the default setting provisioned in the Node letters, numbers, and Information application which is used when OTM2 special characters. facilities are auto-provisioned. Up to 8 alphanumeric characters (inclusive) Note: You can use & in optical system identifier field as a special character but if you use only a single & in optical system identifier field, the system dismisses the single & and the field appears blank. Applicable to the OTM2 client facility on PXFP only.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-178 100G circuit packs Table 2-36 (continued) OTM2 facility parameters Parameter Tx Path Identifier Options/ranges 1 to 254 Description Sets the transmit path identifier which allows two different transmitters with identical wavelengths in the same network element to be identified uniquely in an optical system. Setting the transmit path identifier in this dialog overrides the default setting provisioned in the Node Information application which is used when OTM2 facilities are auto-provisioned. Applicable to the OTM2 client facility on PXFP only. Tx Actual Power (dBm) Tx optical power Unknown (if circuit pack not present) Displays the measured line transmit optical power. Read-only. When the outgoing transmit optical power level for the monitored port is out of range, the Tx Actual Power parameter displays "OOR". The corresponding OPT-OCH/OCH-OPT value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPT-OCH/OCH-OPT values. Applicable to the OTM2 client facility only. Tx Wavelength (nm) 1528.77 (93) to 1565.09 (88), at 50 GHz spacing (default 0 for tunable Tx) Displays the line transmit wavelength. Wavelength is editable only for tunable transmitters. Tx Wavelength cannot be edited unless the facility is OOS. The number in brackets is the channel ID. Tx wavelength may auto-provision. Applicable to the OTM2 client facility only. Tx FEC Format Off RS8 (ITU-T G.709 RS-8) (default) Sets the transmit Tx FEC format setting. The OTM2 Tx FEC Format parameter cannot be edited unless the facility is OOS. Applicable to the OTM2 client facility only.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-179 Table 2-36 (continued) OTM2 facility parameters Parameter Laser Off Far End Fail Options/ranges Disabled Enabled Description Sets the Laser Off Far End Fail status. Determines type of signal conditioning towards subtending equipment. When Enabled, client transmitter laser is shutoff when line faults or head-end client faults are detected. When Disabled, ODU AIS is sent to subtending equipment when line faults or head-end client faults are detected. Default setting is determined by the setting of the system laser off far end fail parameter in the Node Information application. Applicable to the OTM2 client facility only. Rx Actual Power (dBm) Rx optical power Unknown (if circuit pack not present) Displays the measured line receive optical power. Read-only. When the incoming receive optical power level for the monitored port is out of range, the Rx Actual Power parameter displays "OOR". The corresponding OPR-OCH/OCH-OPR value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPR-OCH/OCH-OPR values. Applicable to the OTM2 client facility only. Rx FEC Format Off RS8 (ITU-T G.709 RS-8) (default) Pre-FEC Signal Fail Threshold (dBQ) -1.00 to +1.00 dBQ (default 0) Select the receive Rx FEC format setting. The OTM2 Rx FEC Format parameter cannot be edited unless the facility is OOS. Applicable to the OTM2 client facility only. Sets the threshold level for the Pre-FEC Signal Fail alarm (applicable only when FEC is On). Can be provisioned in 0.01 increments. 0 dBQ equates to 1x10^-15 post FEC errors. This parameter cannot be edited unless the facility is OOS. Applicable to the OTM2 client facility only. Pre-FEC Signal Fail Threshold (BER) numeric value Displays the threshold level in BER for the Pre-FEC Signal Fail alarm (applicable only when FEC is On). Read-only. Applicable to the OTM2 client facility only.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-180 100G circuit packs Table 2-36 (continued) OTM2 facility parameters Parameter Options/ranges Description Displays the signal degrade threshold (applicable only when Rx FEC Format is Off). Read-only. Applicable to the OTM2 client facility only. ODU TTI Termination Yes (default) No Displays whether the trail trace identifier (TTI) message is transmitted at the line transmitter. Editable through TL1 only. Applicable to the OTM2 layer facility of an ETH10G client in 10x10GE MUX only. OPU2 + 7 Reserved Bytes Yes No Displays whether the 7 unused bytes of the OPU2 overhead are used for payload. Read-only. Applicable to the OTM2 layer facility of a non-OTM2 client only. Payload Type Expected (In HEX) 00 to FF (Note) OPU Payload Type byte expected in the off-ramp direction for an OTM2 facility associated with an OC192/STM64 or ETH10G client facility in 10x10G MUX only. Note: If the expected and the received do not match, an OPU PT Byte mismatch alarm is raised. Payload Type 00 to FF Transmitted (In HEX) (Note) OPU Payload Type byte transmitted in the on-ramp direction for an OTM2 facility associated with an OC192/STM64 or ETH10G client facility in 10x10G MUX only. Displays the mode of the port. Determines if SONET or SDH terminology is used and whether bit (SONET) or block (SDH) errors are used for performance monitoring. You cannot edit the port mode. To change the port mode you must delete the OTM2 facility and then re-add it with the correct port mode. Customer Defined Facility Identifier string of up to 64 characters Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2 or SPAP-2 w/2xOSC is equipped.

OTU Signal Degrade 1x10^-9 Threshold

Port Mode

SONET (default for SONET NE mode) SDH (default for SDH NE mode)

Note: You can provision this value only for ETH10G client facilities with packet mappings of "10.7G GFP/OPU2+7 (Preamble/ MAC transparent)", "11.05G - OPU1e (PCS transparent)", or "11.09G OPU2e (PCS transparent)".

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-181

OTM4 facility parameters


Table 2-37 provides a list of the OTM4 facility parameters.
Table 2-37 OTM4 facility parameters Parameters Options Description

100GOCLD OTM4 for 100G OCLD/100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit packs (Note 1) Unit Primary State facility-shelf-slot-port See Equipment and facility primary states on page 2-165 Displays the facility AID. Sets the primary state of the facility. Default reflects primary state of associated equipment. IS and OOS are selectable. Secondary State See Facility secondary states Displays the facility operational state. on page 2-166 The AINS state is editable. For more information, see Table 2-31 on page 2-166. The Maintenance state is editable. For more information, see Table 2-32 on page 2-167. Optical System Identifier Sets the optical system identifier used by other applications for network topology building blocks to The identifier can include any build an optical network model including DWDM combination of upper and lower transmit/receive elements. case letters, numbers, and special characters. Up to 8 alphanumeric characters (inclusive) 1 to 254 Sets the transmit path identifier which allows two different transmitters with identical wavelengths in the same network element to be identified uniquely in an optical system. Sets the required line transmit optical power (provision power with 0.1 incremental range).

Tx Path Identifier

Tx Power (dBm) -11.0 (default) to -1.0 for NTK539Tx -11.0 (default) to +4.0 for NTK539Ux/Bx

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-182 100G circuit packs Table 2-37 (continued) OTM4 facility parameters Parameters Options Description Displays the actual client transmit optical output power. Read-only. When the outgoing transmit optical power level for the monitored port is out of range, the Tx Actual Power parameter displays "OOR". The corresponding OPT-OCH/OCH-OPT value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPT-OCH/OCH-OPT values. Displays the actual client receive optical input power. Read-only. When the outgoing transmit optical power level for the monitored port is out of range, the Rx Actual Power parameter displays "OOR". The corresponding OPT-OCH/OCH-OPT value in the Site Manager Performance Monitoring application does not display "OOR" when out of range; the lowest reading is -45 dBm. Refer to Fault Management - Performance Monitoring, 323-1851-520 for more information about OPT-OCH/OCH-OPT values. Displays the actual receive channel optical input power. Read-only. Applicable only to 100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit packs deployed in a colorless line system.

Tx Actual Power Tx optical power (dBm) Unknown (if circuit pack not present) (Note 2)

Rx Actual Power Rx optical power (dBm) (Note 4) Unknown (if circuit pack not present) (Note 2)

Rx Channel Actual Power (dBm) (Note 4)

Rx channel optical power Unknown (if circuit pack not present) (Note 2)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-183 Table 2-37 (continued) OTM4 facility parameters Parameters Tx Compensation Mode Options Auto Manual Off Description Sets the Tx pre-compensation mode. Off: In this mode, pre-compensation is disabled.

Auto: In this mode, the Tx dispersion provisioned parameter cannot be user-provisioned and defaults Default value depends on PEC to 30000. The link acquires at a pre-compensation as follows: value (-30,000) and an appropriate post-compensation value. Firmware then attempts For NTK539UA/UC/UD: only to move the pre-compensation/post-compensation Off is supported ratio for the link to 50%. For NKT539UB/UH/BB/BH: Auto (default) and Manual are Manual: In this mode, the pre-compensation is user-controlled using the Tx dispersion provisioned supported parameter in the range from -40000 to 40000. For NTK539UE/BE: Auto and Default value is 30000 for NTK539UB/UH/BB/BH Manual (default) are supported and 0 for NTK539UE/BE. The Tx Dispersion Provisioned is the dispersion of the fiber being compensated. The compensating dispersion has an opposite sign. Applicable only to 100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit packs.

Tx Dispersion Provisioned

numeric value

Displays the provisioned Tx dispersion. Applicable only to 100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit pack. Displays the Rx FEC format setting. Read-only.

Rx FEC Format PFEC for NTK539Tx QFEC for NTK539Ux/Bx Tx FEC Format PFEC for NTK539Tx QFEC for NTK539Ux/Bx Tx Wavelength (nm)

Displays the Tx FEC format setting. Read-only.

1527.99 (0) to 1565.50 (89) at Displays the OTM4 transmit wavelength in nm. The 50GHz spacing for NTK539Tx number in brackets is the channel ID. 1528.77 (93) to 1566.72 (92) at 50GHz spacing for NTK539Ux/Bx Tx Wavelength cannot be edited unless the facility is OOS. Tx Wavelength can be re-provisioned to zero when the OTM4 facility is OOS, without deleting the facility. The wavelength offset between prime and member OTM4 facilities on a 100G BPSK circuit pack group should be kept within 200 GHz to reduce the skew effect introduced by accumulated relative dispersion of the wavelengths.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-184 100G circuit packs Table 2-37 (continued) OTM4 facility parameters Parameters Tuning Mode Options Performance Optimized Tuning (default) Accelerated Tuning Description Sets the wavelength tuning mode. Performance Optimized Tuning mode includes a self-calibration test, which optimizes the performance, whereas the Accelerated tuning mode does not. Performance Optimized Tuning (formerly called Normal) mode is the tuning mode that is supported in all releases. In this release, Site Manager allows setting this parameter to Accelerated. However, the circuit pack behaves the same as in Performance Optimized Tuning mode. Applicable to 100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD/circuit packs only. Performance Optimization mode OptimizationMode1 (default) OptimizationMode2 Sets the performance optimization mode. Facility must be OOS to edit this parameter. OptimizationMode1 provides the best reach performance and OptimizationMode2 provides the best latency performance. Only applicable to the 100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit packs. Pre-FEC Signal -1.00 to +1.00 dBQ Fail Threshold (default 0.0) (dBQ) Sets the threshold level for the Pre-FEC Signal Fail alarm (applicable only when FEC is On). Can be provisioned in 0.01 increments. The 0 dBQ reference point represents an operating point where the system may see significant post FEC errors and become unstable. This parameter cannot be edited unless the facility is OOS. Note: For QFEC, when the Pre-FEC Signal Fail Threshold (dBQ) is set to -1.00 dBQ, the Pre-FEC Signal Fail alarm is disabled and will not be raised.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-185 Table 2-37 (continued) OTM4 facility parameters Parameters Options Description

Displays the threshold level in BER for the Pre-FEC Pre-FEC Signal 1.71E-2 to 3.78E-4 BER Signal Fail alarm (applicable only when FEC is On). Fail Threshold (default 3.80E-3) for PFEC (BER) 6.62E-2 to 9.01E-3 BER (default 3.00 E-2) for QFEC in OptimizationMode1 5.71E-2 to 6.41E-3 BER (default 2.40E-2) for QFEC in OptimizationMode2 Pre-FEC Signal -1.00 to +3.50 dBQ Degrade (default 0.5) Threshold (dBQ) Sets the threshold level for the Pre-FEC Signal Degrade alarm (applicable only when FEC is On). Can be provisioned in 0.01 increments.

Displays the threshold level in BER for the Pre-FEC Pre-FEC Signal 3.8E-3 to 9.06E-10 BER Signal Degrade alarm (applicable only when FEC is (default 1.36E-3) for PFEC Degrade On). Threshold 6.62E-2 to 1.18E-5 BER (BER) (default 1.75E-2) for QFEC in OptimizationMode1 5.71E-2 to 4.30E-6 BER (default 1.33E-2) for QFEC in OptimizationMode2 Line Rate Port Mode 112G SONET (default for SONET NE mode) SDH (default for SDH NE mode) Supported Mean 8 for NTK539TC/TD DGD (ps) 10 for NTK539TB/UB/UC/UD/BB 20 for NTK539TA/TE/TJ 30 for NTK539UA 50 for NTK539UE/UH/BE/BH Estimated Unidirectional Latency (s) numeric value Displays the estimated unidirectional latency in s. Estimated unidirectional latency includes fiber latency and circuit pack latency. Circuit pack latency is from the backplane to the line interface port. Displays the maximum value of the mean DGD of any link for which modem performance can be guaranteed in ps. Read-only. Displays the rate. Read-only. Displays the port mode of the facility (SONET or SDH). Read-only.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-186 100G circuit packs Table 2-37 (continued) OTM4 facility parameters Parameters Options Description Displays an estimate of the fiber length calculated based on the round trip delay. Read-only.

Estimated Fiber Estimated fiber length Length (km) Unknown (if no fiber is connected to the port) (Note 2) Estimated Estimated instantaneous of Instance of DGD DGD measurement (ps) (Note 3) Unknown (Note 2)

Displays an estimate of the present value of the differential group delay (DGD) that results from polarization mode dispersion (PMD) present in the link at the signal wavelength in ps. The maximum instance of DGD observed over life is 3 times the mean DGD of the link.

Total Rx Link Dispersion (ps/nm)

-50,000 to +50,000 ps/nm for Display the total link dispersion in the receive direction. Read-only. NTK539Tx -40,000 to +40,000 ps/nm for NTK539UA/UC/UD -80,000 to +80,000 ps/nm for NTK539UB/UE/UH/Bx Unknown

Reach Specification (km)

numeric value, PEC dependent APP-SPECIFIC for NTK539UB/UH/BB/BH SUBMARINE for NTK539UE/BE

Displays the reach specification retrieved from a 100G OCLD/100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit pack. Read-only.

Trace Tx

TID: shelf-slot-port

Displays the transmitted trace used to determine if the Tx/Rx fiber pairs are connected correctly. Read-only. Displays the associated far end Rx ID. Read-only. Displays the echoed trace received from the far-end transmitter. Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2 or SPAP-2 w/2xOSC is equipped. Displays the time left for the auto in-service timer. Read-only.

Associated Far End Rx ID Echoed Trace Rx Customer Defined Facility Identifier Auto In-Service Time Left (hh-mm)

TID: shelf-slot-port TID: shelf-slot-port string of up to 64 characters

hh-mm

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-187 Table 2-37 (continued) OTM4 facility parameters Parameters Fast Receiver Recovery Options Disabled (default) Enabled Description Indicates whether STORM is enabled or disabled. Editable in the STORM application. Only applicable to 100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit packs.

Network Configuration

Indicates the network configuration type. Editable in the STORM application. Only applicable to 100G Diverse Chromatic Dispersion WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit packs. Matched Chromatic Dispersion (default) AUTO or numeric value Indicates the link dispersion for path 1. Displays AUTO when Network Configuration is Matched Chromatic Dispersion. Only applicable to 100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit packs. Indicates the link dispersion for path 2. Displays AUTO when Network Configuration is Matched Chromatic Dispersion. Only applicable to 100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit packs.

Link Dispersion Path 1

Link Dispersion Path 2

AUTO or numeric value

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-188 100G circuit packs Table 2-37 (continued) OTM4 facility parameters Parameters Options Description

100GOCI OTM4 client Unit Primary State facility-shelf-slot-port See Equipment and facility primary states on page 2-165 Displays the facility, shelf number, slot number, and port number for the selected facility. Sets the primary state of the facility. Default reflects primary state of associated equipment. IS and OOS are selectable. Secondary State See Facility secondary states Displays the facility operational state. on page 2-166 The Auto in-service state is editable. The Maintenance state is editable. Laser Off Far End Fail Disabled Enabled Sets the Laser Off Far End Fail status. Determines the type of signal conditioning towards subtending equipment. When Enabled, the client transmitter laser is shutoff when line faults or head-end client faults are detected. When Disabled, ODU AIS is sent to subtending equipment when line faults or head-end client faults are detected. Default setting is determined by the setting of the system laser off far end fail parameter in the Node Information application. Tx Actual High Power (dBm) Tx Actual Low Power (dBm) Rx Actual High Power (dBm) Rx Actual Low Power (dBm) Tx optical power high value Displays the highest measured transmit optical Unknown (if CFP not present) power of the CFP multiple optical channels. Read-only. Tx optical power low value Displays the lowest measured transmit optical Unknown (if CFP not present) power of the CFP multiple optical channels. Read-only. Rx optical power high value Displays the highest measured received optical Unknown (if CFP not present) power of the CFP multiple optical channels. Read-only. Rx optical power low value Displays the lowest measured received optical Unknown (if CFP not present) power of the CFP multiple optical channels. Read-only. Displays the receive Rx FEC format setting.

Rx FEC Format RS8 (ITU-T G.709 RS-8) (default) Off Tx FEC Format RS8 (ITU-T G.709 RS-8) (default) Off 6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

Displays the transmit Tx FEC format setting.

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-189 Table 2-37 (continued) OTM4 facility parameters Parameters Options Description Sets the threshold level for the Pre-FEC Signal Fail alarm (applicable only when FEC is On). Can be provisioned in 0.01 increments.

Pre-FEC Signal -1.00 to +1.00 dBQ (default 0) Fail Threshold (dBQ)

Pre-FEC Signal -1.00 to +2.00 dBQ (default 0.5) Sets the threshold level for the Pre-FEC Signal Degrade Degrade alarm (applicable only when FEC is On). Threshold (dBQ) Can be provisioned in 0.01 increments. Pre-FEC Signal numeric value Fail Threshold (BER) Pre-FEC Signal numeric value Degrade Threshold (BER) Rate Port Mode 112 SONET (default for SONET NE mode) SDH (default for SDH NE mode) Customer Defined Facility Identifier Auto In-Service Time Left (hh-mm) string of up to 64 characters Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2 or SPAP-2 w/2xOSC is equipped. Displays the time left for the auto in-service timer. Read-only. Displays the threshold level in BER for the Pre-FEC Signal Fail alarm (applicable only when FEC is On). Read-only. Displays the threshold level in BER for the Pre-FEC Signal Degrade alarm (applicable only when FEC is On). Read-only. Displays the rate. Read-only. Displays the port mode of the facility (SONET or SDH). Read-only.

hh-mm

100GMUX and 100GOCI OTM4 mapping layer Unit facility-shelf-slot-port Displays the facility, shelf number, slot number, and port number for the selected facility. Port number is 100 for 100GMUX and 1 for 100GOCI. Primary State See Equipment and facility primary states on page 2-165 Sets the primary state of the facility. Default reflects primary state of associated equipment. IS and OOS are selectable. Secondary State See Facility secondary states Displays the facility operational state. The AINS on page 2-166 state is editable for supported circuit packs. For more information, see Automatic INService (AINS) support on 100G circuit packs on page 2-166. 6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation 40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-190 100G circuit packs Table 2-37 (continued) OTM4 facility parameters Parameters Rate Port Mode Options 112G SONET (default for SONET NE mode) SDH (default for SDH NE mode) Payload Type Expected (In HEX) 07 OPU Payload Type byte expected in the off-ramp direction for an OTM4 facility associated with an ETH100G client facility. Applicable to the 100GE OCI and 100G OCI circuit packs only. Payload Type Transmitted (In HEX) 07 OPU Payload Type byte transmitted in the on-ramp direction for an OTM4 facility associated with an ETH100G client facility. Applicable to the 100GE OCI and 100G OCI circuit packs only. Delay Measurement One Way Latency (s) Auto In-Service Time Left (hh-mm) Enabled (default) Disabled numeric value Unknown hh-mm Enables or disables automatic delay measurement. Supported on the 100G OCI only. Displays the value of the last one way delay measurement in microseconds. Supported on the 100G OCI only. Displays the time left for the auto in-service timer. Read-only. Description Displays the rate. Read-only. Displays the port mode of the facility (SONET or SDH). Read-only.

Note 1: The only independently editable parameters on the member OTM4 facility in a 100G BPSK circuit pack group are: Optical system identifier, Tx path identifier, Provisioned Tx Power, Tx wavelength, SAPI/DAPI TTI, and Customer defined facility identifier. All other parameters are auto-synchronized with the prime OTM4 facility. Note 2: The value Unknown is also displayed when the Circuit Pack Operational Capacity Exceeded alarm is present. If this alarm is present, the provisioning of the OTM4 facility, except for the primary state, is not sent to the 100G OCLD/100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD circuit pack. Note 3: For the Mean DGD specification for the 100G OCLD/100G WaveLogic 3 OCLD/Flex 2 WaveLogic 3 OCLD circuit packs, see Table 2-10 on page 2-55. Note 4: The 100G WaveLogic 3 OCLD/Flex 2 WaveLogic 3 OCLD has two optical power detectors on its Rx interface. One for total input power (that is, the sum total of all the wavelengths, up to 12 when connected to the CCMD12 circuit pack, and amplifier noise [ASE]). And one for channel input power (the channel corresponds to the wavelength the transmitter is tuned to). Rx Channel Actual Power is used to report the channel power in dBm and Rx Actual Power is used to report total input power. When the 100G WaveLogic 3 OCLD/Flex2 WaveLogic 3 OCLD is used in colored Photonic systems, Rx Actual Power is used to report the total input power and a dash - is displayed for the Rx Channel Actual Power.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-191

FLEX facility parameters for 10x10G MUX (NTK529BB)


Table 2-38 provides a list of the FLEX facility parameters for 10x10G MUX circuit packs.
Table 2-38 FLEX facility parameters for 10x10G MUX Parameters Unit Primary State Options FLEX-shelf-slot-port See Equipment and facility primary states on page 2-165 See Facility secondary states on page 2-166 FC800 FC1200 Conditioning Type FC800: NOS (default) or LOFEF FC1200: LF (default) or LOFEF Determines type of signal conditioning towards subtending equipment when line faults or head-end client faults are detected. When set to LOFEF, client transmitter laser is shut off. When set to NOS for FC800, NOS is sent to subtending equipment. When set to LF for FC1200, LF is sent to subtending equipment. Sets the length of time (in ms) before Tx conditioning is applied to the client. Before the holdoff timer expires, FC800/FC1200 idles are injected. Packet Mapping FC800: ENHCBR: 10.7G OPU2 (Enhanced CBR) FC1200: TCODEGFPT: 11.09G - OPU2e (GFP-T Transcoded) Tx Actual Power (dBm) Numeric value Displays the Tx actual power in dBm. Read-only. Displays the Tx minimum power in dBm. Read-only. Displays the Tx maximum power in dBm. Read-only. Displays the mapping type. Read-only. Description Displays the facility, shelf number, slot number, and port number for the selected facility. Sets the primary state of the facility. Default reflects primary state of associated equipment. IS and OOS are selectable. Displays the facility operational state. The Auto in-service state is editable. Sets the FLEX facility protocol.

Secondary State Protocol

Holdoff Timer

0, 100 (default), 200, ... 1000 in 100 increments

Tx Minimum Power Numeric value (dBm) Tx Maximum Power (dBm) Numeric value

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-192 100G circuit packs Table 2-38 (continued) FLEX facility parameters for 10x10G MUX Parameters Rx Actual Power (dBm) Options Numeric value Description Displays the Rx actual power in dBm. Read-only. Displays the Rx minimum power in dBm. Read-only. Displays the Rx maximum power in dBm. Read-only. Displays the protocol rate. Read-only.

Rx Minimum Power Numeric value (dBm) Rx Maximum Power (dBm) Protocol Rate Numeric value 8500 for FC800 10518.75 for FC1200 Customer Defined Facility Identifier

string of up to 64 characters Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2 or SPAP-2 w/2xOSC is equipped.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-193

TCMTTP and TCMCTP facility parameters


Table 2-39 provides a list of the TCMTTP and TCMCTP facility parameters.
Table 2-39 TCMTTP and TCMCTP facility parameters Parameters Unit Options TCMTTP-shelf-slot-port[ODUk]P[trib]T[level] Description Displays the AID for the selected facility, where

TCM level = 1 to 6 TCMCTP-shelf-slot-port- ODUk= 0, 1, 2, 3, 4 [ODUk]P[trib]T[level] trib =1 for an ODUk within an ODUk, 1 to 2 for an ODU0 within an ODU1, 1 to 4 for an ODU1 within an ODU2, 1 to 8 for an ODU0 within an ODU2 Indicates the operational state of the facility. The secondary state can be a combination of one or more states. The Auto in-service state and the Maintenance state are editable and independent of the parent or sibling AINS and MT state.

Secondary State See Facility secondary states on page 2-166

Supporting TP TCM mode Owner Delay Measurement One Way Latency (s) Customer Defined Facility Identifier Auto In-Service Time Left (hh-mm) Signal Degrade Threshold

OTMn-shelf-slot-port Monitor Terminated USER Enabled Disabled (default) numeric value Unknown string of up to 64 characters hh-mm

Displays the supporting TP. Read-only. Sets the mode of the TCM. TCMTTP is always Terminated. TCMCTP can be Monitor or Terminated. Displays the entity which created the facility. Read-only. Enables or disables automatic delay measurement. Applicable to TTP or terminated-CTP only. Supported on the 100G OCI only. Displays the value of the last one way delay measurement in microseconds. Applicable to TTP or terminated-CTP only. Supported on the 100G OCI only. Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). Displays the time left for the auto in-service timer. Read-only. Displays the signal degrade threshold. Read-only.

1x10^-9

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-194 100G circuit packs

ADJ facility parameters


Table 2-40 provides a list of the ADJ facility parameters.
Table 2-40 ADJ facility parameters Parameters ADJ Unit Primary State ADJ-shelf-slot-port Displays the facility, shelf number, slot number, and port number for the selected facility. Options Description

See Equipment and Displays the primary state of the facility. Read-only. facility primary states on page 2-165 TXRX Unverified Derived Reliable Unreliable Sets the type of the adjacency. Displays current status of the adjacency facility. Unverified - The far end address is user- provisioned but not discovered or verified. Derived - the system has derived the value of the provisioned far end address based on provisioning of other parameters in the system. Note: Adjacencies with the Derived status cannot be altered by the user. Reliable - The actual far end address is detected and it matches the provisioned far end address. Unreliable - The actual far end address is detected and it does not match the provisioned far end address or the discovery validation has detected a mis-fibering.

Adjacency Type Status

Actual Far End Address Actual Far End Address Format

string format

Displays the actual far end address which is the detected TID, shelf, slot, and port of the far end of the fiber. Read-only. Displays the option that each field of the far end address represents. Read-only. Sets the provisioned far end address of the fiber connection.

See Note 2

Expected Far End TID-shelf-slot-port Address (Note 1)

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-195 Table 2-40 (continued) ADJ facility parameters Parameters Options Description Sets the expected far end line receive and client receive addresses format reported by the adjacency. Used to identify a provisioned facility. It is the same as the Common Language Facility Identifier (CLFI). The provisioned value appears in the facility alarm report if the SP2 or SPAP-2 w/2xOSC is equipped.

Expected Far End See Note 2 Address Format Customer Defined string of up to 64 Facility Identifier characters

Note 1: The Expected Far End Address is controlled by the Expected Far End Address Format selection. If the Expected Far End Address Format is set to NULL, then the Expected Far End Address is disabled; Otherwise, it is enabled. Note 2: The Far End Address Format options are: NULL TID-SH-SL-PRT TID-SH-SL-SBSL-PRT

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-196 100G circuit packs

Comms setting parameters


GCC support and parameters
Table 2-41 provides information on GCC support on 100G circuit packs, and Table 2-42 on page 2-197 provides a list of the Lower Layer DCC/GCC parameters.
Lower Layer DCC/GCC parameters

The Lower Layer DCC/GCC option has a single table which displays all the provisioned OTM4 ports and their GCC settings. Use the Add button to provision new GCC circuits and the Delete button to delete existing GCC circuits. The Edit button is only enabled for editing the LAPD parameters. When adding a GCC circuit, consider the following: Each end of the GCC circuit must be provisioned with the same options. Once a new GCC circuit has been added, an IISIS or OSPF circuit must be added for this port. See IISIS Circuit parameters on page 2-198 and OSPF Circuit parameters on page 2-201. You must delete the IISIS or OSPF circuit for the GCC circuit before deleting the GCC circuit. Adding or deleting a GCC entry, automatically adds or deletes an associated PPP circuit with IP address of 0.0.0.0.

For more information on GCC support on the circuit packs, refer to GCC support on circuit packs on page 2-196.
Table 2-41 GCC support on circuit packs Circuit Packs 100G OCLD or 100G WaveLogic 3 OCLD (Note 1) Flex2 WaveLogic 3 OCLD (Note 2) 10x10GE MUX and 10x10G MUX (Note 3) 100GE OCI (Note 4) 100G OCI (Note 5) Note 1: Supported on the line OTM4 facility (port 1). Note 2: Supported on the line OTM4 facility (port 1). When in BPSK mode, GCC0 is provisioned on the prime OTM4 facility only. Note 3: GCC1 supported on the virtual aggregate OTM4 facility (port 100). GCC0 supported on the OTM2 client facility on the 10x10G MUX OCI. Note 4: Supported on the OTM4 mapping facility. Note 5: GCC0 supported on the OTM4 client facility. GCC1 supported on the OTM4 mapping facility. X GCC0 X X X X X X GCC1

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-197 Table 2-42 Lower Layer DCC/GCC parameters Parameter Unit Carrier Operation Carrier Protocol Options OTM4 ports GCC0, GCC1 GCC0, GCC1, Disconnected NDP, PPP Description Displays all the provisioned ports and their GCC settings Selects the carrier. Displays the status of the GCC circuit. Addable/ Editable Yes Yes No

Only PPP or NDP is supported for OTM4 GCC ports. Yes

IISIS parameters
Table 2-43 on page 2-198 provides a list of the IISIS Router parameters and Table 2-44 on page 2-199 provides a list of the IISIS Circuit parameters.
IISIS Router parameters

The IISIS Router option has two tables. The upper Router table displays information about the IISIS router. Use the Add button to add an IISIS router (only one allowed). Use the Delete button to delete the existing IISIS router. The lower Redistribution table displays information about the redistribution lists provisioned for the IISIS router. Use the Add button to add IISIS redistribution list parameters. Use the Delete button to delete a redistribution list. Attention: When re-adding an IISIS router, you must perform a cold restart of the shelf processor (SP) for the changes to be implemented. The cold restart is not required when adding the IISIS router for the first time.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-198 100G circuit packs Table 2-43 IISIS Router parameters Parameter Router table Router Level L1 Priority Level 1 1 to 127 (default 64) 1 to 127 (default 64) Sets the IISIS router level. Level 2 not supported in this No release, option is always disabled. Sets the level 1 router priority. The L1 router assigned Yes the highest priority becomes the L1 designated router for that LAN segment. Sets the level 2 router priority. The L2 router assigned No the highest priority becomes the L2 designated router for that LAN segment. Not supported in this release, option is disabled. Route On (default), Off Summarization Redistribution table Sets the IISIS router distribution list entries for the Route OSPF selected IISIS router. Redistribution/ Distribution, Static Distribution List (default) IP Subnet Subnet Mask Metric Metric Type Standard dot notation Standard dot notation 1 to 63 Yes Sets whether routes (Off) or route summaries (On) are Yes redistributed. Options Description Addable/ Editable

L2 Priority

Sets the IP subnet address of the distribution list entry Yes for the selected IISIS router. Sets the subnet mask of the distribution list entry for the Yes selected IISIS router. Sets the metric (cost) of the distribution list entry for the Yes selected IISIS router.

External (default), Sets the metric type of the distribution list entry for the Yes Internal selected IISIS router. IISIS Circuit parameters

The IISIS Circuit option has a single table. Use the Add button to provision new IISIS circuits and the Delete button to delete existing IISIS circuits. You must create an IISIS circuit on each provisioned interface you want IISIS to run on. When provisioning both GCC0 and GCC1 with default IISIS metrics on a shelf, Comms over GCC1 is preferred as opposed to GCC0.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-199 Table 2-44 IISIS Circuit parameters Parameters Unit Options OTM4 ports Description Displays the available ports for an IISIS circuit. OTM4 ports are displayed in the following format: OTM4-shelf-slot-port Only OTM4 ports with lower layer DCC/GCC0/GCC1 provisioned are available for selection. Carrier Circuit Default Metric GCC0, GCC1 1 to 63 Displays the GCC channel used (options available depend on circuit pack type and function). Sets the circuit default metric used to calculate the best route. Default as follows: OTM4 ports with GCC0/GCC1 provisioned: 5 Select a higher value for a slower circuit. Level 2 Only On, Off (default) Sets the status of level 2 only routing on the IISIS circuit. Not supported in this release, On option is always disabled. 3 Way Handshake On, Off (default) Sets the status of 3-way handshaking on the IISIS circuit. Not supported in this release, On option is always disabled. Neighbour Protocols Supported Override Off (default), IP, OSI, Select the override for the neighbour router protocols Yes IP and OSI (overrides what the router advertises). Note 1: OSI is only valid if LAPD is selected. Note 2: When provisioning an IISIS circuit on an ILAN port, you must ensure that neighbour protocol supported override parameter is set to Off. Note 3: When provisioning an IISIS circuit on an optical DCC port connected to OSI managed network elements (for example, Optical Metro 3000 and Optical Metro 4000), you must ensure that neighbour protocol supported override parameter is set to OSI. Note 4: When provisioning an IISIS circuit on an optical DCC port connected to another 6500 network element, you must ensure that neighbour protocol supported override parameter is set to Off. Note 5: The IP and IP and OSI options are not supported. No No Yes Yes Addable/ Editable Yes

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-200 100G circuit packs

OSPF parameters
Table 2-45 provides a list of the OSPF Router parameters and Table 2-46 on page 2-201 provides a list of the OSPF Circuit parameters
OSPF Router parameters

The OSPF Router option has two tables. The upper Router table displays information about the OSPF router. Use the Add button to add an OSPF router. Use the Delete button to delete an existing OSPF router. The lower Redistribution table displays information about the redistribution lists provisioned for the OSPF router. Use the Add button to add OSPF redistribution list parameters. Use the Delete button to delete a redistribution list.

Table 2-45 OSPF Router parameters Parameter Router OSPF Router Id Link State Standard dot notation External (default), Router, Summary Sets the router ID for the OSPF. It is recommended that the SHELF address (if provisioned) is used as the OSPF Router Id. Sets the type of link state announcement used. This parameter is not used and can be left at the default value (External). Sets whether routes (Off) or route summaries (On) are redistributed. Yes Yes Yes Options Description Addable/ Editable

Route ON (default), OFF Summarization ON (default), OFF Autonomous System Border Router

Sets the autonomous system border router (ASBR). Yes ASBR identifies whether an OSPF router can accept input (route redistribution) from another autonomous system such as IISIS, or static routes.

ATTENTION
It is recommended to keep the ASBR on its default value (ON). If ASBR is turned off, it will prevent route redistribution into OSPF.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-201 Table 2-45 (continued) OSPF Router parameters Parameter Redistribution Route IISIS Distribution, Redistribution/ Static Distribution List (default) IP Subnet Subnet Mask Metric Metric Type Standard dot notation Standard dot notation 1 to 65535 External (default), Internal Sets the origin of the route(s) to be redistributed. Yes Options Description Addable/ Editable

Sets the IP subnet address for redistribution. Sets the subnet mask for redistribution. Sets the metric for redistribution. Sets the metric type for redistribution.

Yes Yes Yes Yes

OSPF Circuit parameters

The OSPF Circuit option has two tables: The upper table displays information about the OSPF circuit. Use the Add button to add an OSPF circuit. Use the Delete button to delete an existing OSPF circuit. The lower Area List table displays information about the area lists provisioned for the OSPF circuit. Area lists are not supported in this release and the table will always be empty. The area list fields and the Enter and Delete buttons on the Add OSPF Circuit Parameters dialog box are disabled.
Table 2-46 OSPF Circuit parameters Parameter Unit Carrier Network Area Cost Options OTM4 ports GCC0, GCC1 Description Displays the OTM4 ports available for OSPF. Sets the GCC on the OTM4 port for the OSPF circuit. Sets the cost of the route (reflects speed of interface). Defaults as follows: GCC0/1: 75 Area Default Cost 1 to 16777215 (default 1) Sets the cost of the route to the next area. Note: It is not supported in this release. No Addable/ Editable Yes Yes

Standard dot notation Sets the area (defaults to backbone area of 0.0.0.0). Yes 1 to 65534 (default 10) Yes

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-202 100G circuit packs Table 2-46 (continued) OSPF Circuit parameters Parameter Dead Interval Options 1 to 65535 (default 40) 1 to 65535 (default 10) 1 to 3600 (default 5) Description Addable/ Editable

Sets the interval (in seconds) at which hello packets Yes must not be seen before neighbors declare the router down. Sets the interval (in seconds) between the hello packets that the router sends on the interface. Sets the interval (in seconds) required between link-state advertisement retransmissions. Note: It is not supported in this release. Sets the estimated time (in seconds) it takes to transmit a link state update packet over this interface. Note: It is not supported in this release. Yes No

Hello Interval Retransmit Interval Transmit Delay

1 to 3600 (default 1)

No

Priority

0 to 255 (default 1)

Yes Sets the router priority value used in multi-access networks for the election of the designated router (0 indicates that router is not eligible to become designated router). Sets whether the router is in a not so stubby area Yes (NSSA) or stub area. NSSA and Stub not supported in this release. No

Area

Off (default), NSSA, Stub

Area Virtual Link

Standard dot notation Sets the IP address of the OSPF router id designated as a virtual interface. Note: It is not supported in this release.

Password On, Off (default) Authentication

Sets whether password authentication is performed Yes on the OSPF circuit. If On is selected, the password on the neighbor must match this password to form an adjacency. Sets the password if password authentication is selected. Characters can be any combination of upper case, lower case, numbers, or special characters. Sets whether opaque link state advertisement performs on the OSPF circuit. Yes

Circuit Password

Character string (1 to 8 characters)

Opaque Link On (default), Off State Advertisement Passive OSPF On, Off (default) Circuit

Yes

Determines whether OSPF adjacency loss should Yes be detected. If set to On, OSPF adjacency loss will be ignored.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-203 Table 2-46 (continued) OSPF Circuit parameters Parameter Area List IP Subnet Subnet Mask Result Standard dot notation Sets the IP subnet address of the OSPF area. Not supported in this release, field is disabled. Standard dot notation Sets the subnet mask of the OSPF area. Not supported in this release, field is disabled. Displays the OPSF areas entered in the area list. Up No to 10 OSPF area ranges can be configured. Not supported in this release, field is disabled. No No Options Description Addable/ Editable

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-204 100G circuit packs

Transponder connections parameters


The following tables detail the 100G circuit pack parameters associated with the Transponder Connections Site Manager application. Table 2-47 provides transponder connections application parameters for 100G circuit packs.
Table 2-47 Transponder Connections application parameters for 100G circuit packs Parameter Connection ID Description The connection identifier string is used to identify a provisioned transponder connection. The transponder connection ID can contain a maximum of 64 characters, with the exception of the \, , and % characters. This release only supports a connection identifier for: ODU2 connections on 10x10GE MUX and 10x10G MUX circuit packs ODU4 connections on 100G OCLD, 100GE OCI, 100G OCI, 100G WaveLogic 3 OCLD, Flex2 WaveLogic 3 OCLD, 10x10GE MUX, and 10x10G MUX circuit packs Rate Type From and To panels Select the rate as ODU4 for all 100G circuit packs. (This is the only connection rate supported on 100G circuit packs.) Select the connection type as 2WAY (Bidirectional) for all 100G circuit packs. (This is the only connection type supported on 100G circuit packs.) Select the Equipment and Facility for the From and To endpoints as required. Refer to Table 2-48 on page 2-205 for details.

For some circuit packs, the transponder connections associated with pluggable facilities are automatically added/deleted when the pluggable facilities are added/deleted, and cannot be manually added/deleted. Table 2-48 on page 2-205 does not include these transponder connections.

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

100G circuit packs 2-205 Table 2-48 Equipment and facility parameters for transponder connections for 100G circuit packs Rate Equipment Facility/channel OTM4-shelf#-slot#-port Parameter values shelf# = 1 to 254 slot# = 1, 2, 3, 5 for 7-slot shelf slot# = 2, 3, 5, 9, 10, 11, 13 for 14-slot shelf slot# = 1, 2, 3, 5, 7, 11, 13, 14, 15, 17, 21, 22, 23, 25, 27, 31, 33, 34, 35, 37 for 32-slot shelf port# = 1 100GE OCI circuit packs ODU4 PCFP-shelf#-slot#-port# OTM4-shelf#-slot#-port# shelf# = 1 to 254 slot# = 1 for 7-slot shelf slot# = 3 and 9 for 14-slot shelf slot# = 1, 5, 11, 15, 21, 25, 31, 35 for 32-slot shelf port# = 1 100G OCI circuit packs ODU4 PCFP-shelf#-slot#-port# OTM4-shelf#-slot#-port# shelf# = 1 to 254 slot# = 1, 4 for 7-slot shelf slot# = 1, 4, 9, 12 for 14-slot shelf slot# = 1, 4 13, 16, 21, 24, 33, 36 for 32-slot shelf port# = 1 100G WaveLogic 3 OCLD and Flex2 WaveLogic 3 OCLD ODU4 100GOCLD-shelf#-slot# OTM4-shelf#-slot#-port# shelf# = 1 to 254 slot# = 1 to 6 for 7-slot shelf slot# = 1 to 6, 9 to 14 for 14-slot shelf slot# = 1-8, 11-18, 21-28, and 31-38 for 32-slot shelf port# = 1

100G OCLD circuit packs ODU4 100GOCLD-shelf#-slot#

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

2-206 100G circuit packs Table 2-48 (continued) Equipment and facility parameters for transponder connections for 100G circuit packs Rate Equipment Facility/channel OTM4-shelf#-slot#-port# Parameter values shelf# = 1 to 254 slot# = 1, 4 for 7-slot shelf slot# = 1, 4, 9, 12 for 14-slot shelf slot# = 1, 2, 4, 6, 12, 13, 16, 21, 22, 24, 26, 32, 33, 36 for 32-slot shelf port# = 100 10x10G MUX circuit packs ODU4 100GMUX-shelf#-slot# OTM4-shelf#-slot#-port# shelf# = 1 to 254 slot# = 1, 4 for 7-slot shelf slot# = 1, 4, 9, 12 for 14-slot shelf slot# = 1, 2, 4, 6, 12, 13, 16, 21, 22, 24, 26, 32, 33, 36 for 32-slot shelf port# = 100

10x10GE MUX circuit packs ODU4 100GMUX-shelf#-slot#

6500 Packet-Optical Platform Release 9.3 Copyright 2010-2014 Ciena Corporation

40G, 100G, OSIC, and SLIC10 Circuit Packs 323-1851-102.4 Standard Issue 3 February 2014

6500 Packet-Optical Platform 40G, 100G, OSIC, and SLIC10 Circuit Packs
Copyright 2010-2013 Ciena Corporation. All rights reserved. Release 9.3 Publication: 323-1851-102.4 Document status: Standard Issue 3 Document release date: February 2014 CONTACT CIENA For additional information, office locations, and phone numbers, please visit the Ciena web site at

www.ciena.com

Вам также может понравиться