Вы находитесь на странице: 1из 47

A

Compal Confidential
2

KALA0 Schematics Document


Intel Processor with MCP79

2008-11-25

REV:0.4

2007/09/14

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

2008/04/04

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Sheet

Wednesday, December 10, 2008


E

of

47

Compal confidential

Sub-board

Model : KALA0
File Name : LA-4681P
LS-4681P- SW/B
page 29

Mobile Penryn

Thermal Sensor
ADT7421

uFCPGA-478 CPU

Fan Control

LS-4682P-USB/B

page 33

page 26

page 4

LS-4683P- FP/B

page 4-6

HDMI

LCD Conn.

page 21

H_A#(3..35)
H_D#(0..63)

CRT

page 19

FSB

page 26

800/1066MHz

page 20

DDR3 1333Mhz

nVIDIA
MCP79
(MX/MH)

USB2.0
page 27

USB
connx1
USB port 0

PCI-E BUS Gen2


FCBGA 1437
page 24

page 24

page 26

Card Reader

Giga LAN

Mini-Card

JMB380

Broadcom5764

WLAN

Port 0

Port 1

Port 2

page 27

New Card

3.3V 480MHz

page 26

page 26

page 26

page 26

Mini2
reserve

Finger
Printer

BT
conn

USB port 1
USB port 3

USB port 4

USB port 6

USB port 7

SATA2

page 23

page 26

Camera

New
Card

WLAN

USB port 8

USB port 9

USB port 11

page 30

3GHz

PE0

Amplifier

ALC888

RJ45

1394
Slot

page 27

MDC V1.5

page 7-16

HD Audio Codec
5in1
Slot

page 19

USB/B
connx2

Azalia

page 26

Mini-Card
Reserve

Port 3

DDR3-SO-DIMM
X2
page 17,18

Dual Channel

page 25

HP Amplifier
& Int-Mic

LPC BUS

APA2051

page 32

page 31

3.3V 33 MHz

page 23

Audio Jack
Line in
MIC
HP/SPDIF
page 32

SATA 0

SATA HDD
page 22

RTC BAT.

ENE KB926

page 35

page 28

SATA 2

Power On/Off CKT.

SATA ODD

page 30
page 22

DC/DC Interface CKT.


Touch Pad
conn
page 29

Int.KBD
page 29

SPI BIOS

page 34,35

page 29

Charger
Page 38

Power Circuit DC/DC

Page 35~44

Compal Secret Data

Security Classification
Issued Date

2007/10/25

Deciphered Date

2008/10/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Wednesday, December 10, 2008


1

Sheet

of

47

SIGNAL

STATE

Voltage Rails

SLP_S3# SLP_S4# SLP_S5#

+VALW

+V

+VS

Clock

HIGH

HIGH

HIGH

HIGH

ON

ON

ON

ON

Power Plane

Description

S0

S3

S5

S1(Power On Suspend)

LOW

HIGH

HIGH

HIGH

ON

ON

ON

LOW

VIN

Adapter power supply (19V)

N/A

N/A

N/A

S3 (Suspend to RAM)

LOW

LOW

HIGH

HIGH

ON

ON

OFF

OFF

B+

AC or battery power rail for power circuit.

N/A

N/A

N/A

+CPU_CORE

Core voltage for CPU

ON

OFF

OFF

S4 (Suspend to Disk)

LOW

LOW

LOW

HIGH

ON

OFF

OFF

OFF

+MCP_CORE

Core voltage for MCP79

ON

OFF

OFF

S5 (Soft OFF)

LOW

LOW

LOW

LOW

ON

OFF

OFF

OFF

+1.05VS

1.05V switched power rail

ON

OFF

OFF

+1.1Valways

1.1Valways switched power rail

ON

ON

ON

+1.1VS

1.1Valways switched power rail

ON

OFF

OFF

+1.5V

1.5V switched power rail

ON

ON

OFF

+1.5VS

1.5V power rail for DDR3

ON

OFF

OFF

Vcc
Ra

+0.75VS

0.75VS switched power rail

ON

OFF

OFF

Board ID

+1.8VS

1.8VS switched power rail

ON

OFF

OFF

+3VALW

3.3V always on power rail

ON

ON

ON*

+3V

3.3V power rail for SB

ON

ON

+3V_LAN

3.3V power rail for LAN

ON

ON

+3VS

3.3V switched power rail

ON

OFF

OFF

+5VALW

5V always on power rail

ON

ON

ON*

+5VS

5V switched power rail

ON

OFF

OFF

+VSB

VSB always on power rail

ON

ON

ON*

0
1
2
3
4
5
6
7

+RTCVCC

RTC power

ON

ON

ON

Full ON

Board ID / SKU ID Table for AD channel


3.3V +/- 5%
100K +/- 5%
Rb
0
8.2K +/- 5%
18K +/- 5%
33K +/- 5%
56K +/- 5%
100K +/- 5%
200K +/- 5%
NC

V AD_BID min
0 V
0.216 V
0.436 V
0.712 V
1.036 V
1.453 V
1.935 V
2.500 V

V AD_BID typ
0 V
0.250 V
0.503 V
0.819 V
1.185 V
1.650 V
2.200 V
3.300 V

V AD_BID max
0 V
0.289 V
0.538 V
0.875 V
1.264 V
1.759 V
2.341 V
3.300 V
2

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

BOARD ID Table
Board ID
0
1
2
3
4
5
6
7

EC SM Bus1 address
3

Address

Device

Address

Smart Battery

0001 011X b

BMC1402

1001 100X b

Device

PCB Revision
0.1
0.2 , 0.3

Default Item

BOM Structure
A01@
mini2@
385@
1394@
Amic@
Dmic@

1.0

EC SM Bus2 address

Device

MCP79
SM Bus 0 address

BTO Option Table

MCP79
SM Bus 1 address
Address

Device

Address

DDR DIMM0

1010 0000

DDR DIMM1

1010 0010

New card
Lan
Minicard
Minicard

2007/09/14

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

2007/12/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Sheet

Wednesday, December 10, 2008


E

of

47

Place close to CPU within 500mil


56_0402_5%

49.9_0402_1%

ITP_PREQ

R402 2

49.9_0402_1%

150_0402_1%

51_0402_1%

R379 2

ITP_TDI

R390 2

ITP_TDO

R392 1

ITP_TMS

R391 2

39_0402_1%

H_PROCHOT#

R386 2

68_0402_5%

H_BR0#

R383 1

62_0402_5%

H_FERR#

R377 1

62_0402_5%

H_INTR

R378 1

150_0402_1%

H_NMI

R376 1

150_0402_1%

H_RESET#

R382 1

200_0402_1%

ITP_TCK

R398 2

1 27_0402_1%

ITP_TRST#

R397 2

1 649_0402_1%

H_THERMTRIP#

3
1
@ Q39
MMBT3904_SOT23

MAINPWON 36,37

R375
330_0402_5%

R380
@
330_0402_5%
E

R388 2

H_THERMTRIP#

+1.05VS

H_IERR#

+1.05VS

2 2

H_A#[3..35]

H_A#[3..35]

JCPU1A

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4

K3
H2
K2
J3
L1

H_ADSTB#1
H_A20M#
H_FERR#
H_IGNNE#

7
7
7
7

H_STPCLK#
H_INTR
H_NMI
H_SMI#

A[17]#
A[18]#
A[19]#
A[20]#
A[21]#
A[22]#
A[23]#
A[24]#
A[25]#
A[26]#
A[27]#
A[28]#
A[29]#
A[30]#
A[31]#
A[32]#
A[33]#
A[34]#
A[35]#
ADSTB[1]#

H_A20M#
H_FERR#
H_IGNNE#

A6
A5
C4

A20M#
FERR#
IGNNE#

H_STPCLK#
H_INTR
H_NMI
H_SMI#

D5
C6
B4
A3

STPCLK#
LINT0
LINT1
SMI#

M4
N5
T2
V3
B2
C3
D2
D22
D3
F6

RSVD[01]
RSVD[02]
RSVD[03]
RSVD[04]
RSVD[05]
RSVD[06]
RSVD[07]
RSVD[08]
RSVD[09]
RSVD[10]

H_ADS#
H_BNR#
H_BPRI#

H5
F21
E1

H_DEFER# 7
H_DRDY# 7
H_DBSY# 7

F1

H_BR0#

D20
B3

H_IERR#

LOCK#

H4

RESET#
RS[0]#
RS[1]#
RS[2]#
TRDY#

C1
F3
F4
G3
G2

HIT#
HITM#

G6
E4

BPM[0]#
BPM[1]#
BPM[2]#
BPM[3]#
PRDY#
PREQ#
TCK
TDI
TDO
TMS
TRST#
DBR#

AD4
AD3
AD1
AC4
AC2
AC1
AC5
AA6
AB3
AB5
AB6
C20

H_RESET#

XDP_BPM#0
XDP_BPM#1
XDP_BPM#2
XDP_BPM#3
XDP_BPM#4
ITP_PREQ
ITP_TCK
ITP_TDI
ITP_TDO
ITP_TMS
ITP_TRST#
ITP_DBRESET#

H_BR0#

7
7
7

H_INIT#

H_LOCK#

H_RESET#
H_RS#0
H_RS#1
H_RS#2
H_TRDY#

7
7
7
7
7

H_HIT#
H_HITM#

7
7

XDP Connector
JXDP1
ITP_PREQ
XDP_BPM#2
XDP_BPM#1
2
1
C506 0.1U_0402_16V4Z
+1.05VS
7

XDP_BPM2#2
XDP_BPM2#1

CLK_XDP
1
@
15P_0402_50V8J

C540

ITP_DBRESET#
ITP_TRST#
ITP_TMS

1
3
5
7
9
11
13
15
17
19
21
23
25
27
29

1
3
5
7
9
11
13
15
17
19
21
23
25
27
29

31
33

GND
GND

2
4
6
8
10
12
14
16
18
20
22
24
26
28
30

2
4
6
8
10
12
14
16
18
20
22
24
26
28
30

GND
GND

32
34

XDP_BPM#4
XDP_BPM#3
XDP_BPM#0
XDP_BPM2#3

XDP_BPM2#0
H_PWRGOOD_R 1 R400
2
1K_0402_5%
ITP_TCK
H_RESET#_R 1
ITP_TDO
R396
ITP_TDI
XDP_PRE#

H_PWRGOOD 5,7
CLK_XDP# 7

2 H_RESET#
1K_0402_5%

1
@
2

C541
15P_0402_50V8J

@P-TWO_196027-30041

TBD
+1.05VS

THERMAL
PROCHOT#
THERMDA
THERMDC

ICH

7
7
7
7

Y2
U5
R3
W6
U4
Y5
U1
R4
T5
T3
W2
W5
Y4
U2
V4
W3
AA4
AB2
AA3
V1

H1
E2
G5

IERR#
INIT#

BR0#

ADDR GROUP 1

H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35

REQ[0]#
REQ[1]#
REQ[2]#
REQ[3]#
REQ[4]#

DEFER#
DRDY#
DBSY#

CONTROL

7
7
7
7
7

ADS#
BNR#
BPRI#

XDP/ITP SIGNALS

H_ADSTB#0

A[3]#
A[4]#
A[5]#
A[6]#
A[7]#
A[8]#
A[9]#
A[10]#
A[11]#
A[12]#
A[13]#
A[14]#
A[15]#
A[16]#
ADSTB[0]#

THERMTRIP#

D21
A24
B25

H_PROCHOT#
H_THERMDA
H_THERMDC

C7

H_THERMTRIP#

QC:
ES1: DePOP ALL
ES2: POP ALL
DC: DEPOP ALL

H_PROCHOT# 7

H_THERMTRIP# 7
XDP_BPM2#3

XDP_BPM2#0
R403
XDP_BPM2#1
R405
XDP_BPM2#2
R406
XDP_BPM2#3
R404

@ 51_0402_1%
@ 51_0402_1%
@ 51_0402_1%
@ 51_0402_1%

H CLK
BCLK[0]
BCLK[1]

A22
A21

CLK_CPU_BCLK 7
CLK_CPU_BCLK# 7

+1.05VS

2
R395

H_THERMDA, H_THERMDC routing together,


Trace width / Spacing = 10 / 10 mil

RESERVED

J4
L5
L4
K5
M3
N2
J1
N3
P5
P2
L2
P4
P1
R1
M1

ADDR GROUP 0

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16

XDP_PRE#
1
10K_0402_5%

Place close to JITP within 200ps = 1000 mil

Merom Ball-out Rev 1a

Thermal Sensor SMSC EMC1402(Main)

0.1U_0402_16V4Z

+3VS

1
C486
U32

H_THERMDA
C487
1
2H_THERMDC
2200P_0402_50V7K

VDD

SMCLK

DP

SMDATA

DN

ALERT#

GND

THERM#

EC_SMB_CK2 28
EC_SMB_DA2 28
1 R374
2
10K_0402_5%

+3VS
A

EMC1402-1-ACZL-TR_MSOP8

Address:1001_100x ADT7421
Address:1001_101x ADT7421-1

<BOM Structure>

Compal Secret Data

Security Classification
Issued Date

2007/10/25

Deciphered Date

2008/10/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Wednesday, December 10, 2008


1

Sheet

of

47

R384 1
R385 1
C361

2 @ 1K_0402_5%
2 @ 1K_0402_5%
1

R381

@ 0.1U_0402_16V4Z

+GTL_REF0
TEST1
TEST2
TEST4

@ 0_0402_5%
7
7
7

CPU_BSEL0
CPU_BSEL1
CPU_BSEL2

AD26
C23
D25
C24
AF26
AF1
A26

GTLREF
TEST1
TEST2
TEST3
TEST4
TEST5
TEST6

B22
B23
C21

BSEL[0]
BSEL[1]
BSEL[2]
@

CPU_BSEL

CPU_BSEL2

CPU_BSEL1

CPU_BSEL0

166

200

266

H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63

MISC

H_DSTBN#2 7
H_DSTBP#2 7
H_DINV#2 7
H_D#[48..63] 7

Resistor placed within


0.5" of CPU pin.Trace
should be at least 25
mils away from any other
toggling signal.
COMP[0,2] trace width is
18 mils. COMP[1,3] trace
width is 4 mils.

H_DSTBN#3 7
H_DSTBP#3 7
H_DINV#3 7

COMP[0]
COMP[1]
COMP[2]
COMP[3]

R26
U26
AA1
Y1

COMP0
COMP1
COMP2
COMP3

DPRSTP#
DPSLP#
DPWR#
PWRGOOD
SLP#
PSI#

E5
B5
D24
D6
D7
AE6

H_DPRSTP#
H_DPSLP#
H_DPWR#
H_PWRGOOD
H_CPUSLP#
H_PSI#

H_DPRSTP# 7,44
H_DPSLP# 7
H_DPWR# 7
H_PWRGOOD 4,7
H_CPUSLP# 7
H_PSI#
44

Merom Ball-out Rev 1a

H_PWRGOOD R167 1

2 150_0402_1%

H_CPUSLP#

2 51_0402_1%

H_DPRSTP#

R149 1

R150 1

+CPU_CORE
JCPU1C

1
R412

+1.05VS

2
0_0402_5%

BR1

2 220_0402_5%

A7
A9
A10
A12
A13
A15
A17
A18
A20
B7
B9
B10
B12
B14
B15
B17
B18
B20
C9
C10
C12
C13
C15
C17
C18
D9
D10
D12
D14
D15
D17
D18
E7
E9
E10
E12
E13
E15
E17
E18
E20
F7
F9
F10
F12
F14
F15
F17
F18
F20
AA7
AA9
AA10
AA12
AA13
AA15
AA17
AA18
AA20
AB9
AC10
AB10
AB12
AB14
AB15
AB17
AB18

VCC[001]
VCC[002]
VCC[003]
VCC[004]
VCC[005]
VCC[006]
VCC[007]
VCC[008]
VCC[009]
VCC[010]
VCC[011]
VCC[012]
VCC[013]
VCC[014]
VCC[015]
VCC[016]
VCC[017]
VCC[018]
VCC[019]
VCC[020]
VCC[021]
VCC[022]
VCC[023]
VCC[024]
VCC[025]
VCC[026]
VCC[027]
VCC[028]
VCC[029]
VCC[030]
VCC[031]
VCC[032]
VCC[033]
VCC[034]
VCC[035]
VCC[036]
VCC[037]
VCC[038]
VCC[039]
VCC[040]
VCC[041]
VCC[042]
VCC[043]
VCC[044]
VCC[045]
VCC[046]
VCC[047]
VCC[048]
VCC[049]
VCC[050]
VCC[051]
VCC[052]
VCC[053]
VCC[054]
VCC[055]
VCC[056]
VCC[057]
VCC[058]
VCC[059]
VCC[060]
VCC[061]
VCC[062]
VCC[063]
VCC[064]
VCC[065]
VCC[066]
VCC[067]
@

VCC[068]
VCC[069]
VCC[070]
VCC[071]
VCC[072]
VCC[073]
VCC[074]
VCC[075]
VCC[076]
VCC[077]
VCC[078]
VCC[079]
VCC[080]
VCC[081]
VCC[082]
VCC[083]
VCC[084]
VCC[085]
VCC[086]
VCC[087]
VCC[088]
VCC[089]
VCC[090]
VCC[091]
VCC[092]
VCC[093]
VCC[094]
VCC[095]
VCC[096]
VCC[097]
VCC[098]
VCC[099]
VCC[100]

AB20
AB7
AC7
AC9
AC12
AC13
AC15
AC17
AC18
AD7
AD9
AD10
AD12
AD14
AD15
AD17
AD18
AE9
AE10
AE12
AE13
AE15
AE17
AE18
AE20
AF9
AF10
AF12
AF14
AF15
AF17
AF18
AF20

VCCP[01]
VCCP[02]
VCCP[03]
VCCP[04]
VCCP[05]
VCCP[06]
VCCP[07]
VCCP[08]
VCCP[09]
VCCP[10]
VCCP[11]
VCCP[12]
VCCP[13]
VCCP[14]
VCCP[15]
VCCP[16]

G21
V6
J6
K6
M6
J21
K21
M21
N21
N6
R21
R6
T21
T6
V21
W21

+1.05VS

1
+ C481
2

VCCA[01]
VCCA[02]

B26
C26

VID[0]
VID[1]
VID[2]
VID[3]
VID[4]
VID[5]
VID[6]

AD6
AF5
AE5
AF4
AE3
AF3
AE2

VCCSENSE

AF7

VCCSENSE

VSSSENSE

AE7

VSSSENSE

330U_D2E_2.5VM_R9

+1.5VS
CPU_VID0
CPU_VID1
CPU_VID2
CPU_VID3
CPU_VID4
CPU_VID5
CPU_VID6

44
44
44
44
44
44
44

0.01U_0402_16V7K

H_DSTBN#1
H_DSTBP#1
H_DINV#1

AE24
AD24
AA21
AB22
AB21
AC26
AD20
AE22
AF23
AC25
AE21
AD21
AC22
AD23
AF22
AC23
AE25
AF24
AC20

+CPU_CORE

Near pin B26

7
7
7

D[48]#
D[49]#
D[50]#
D[51]#
D[52]#
D[53]#
D[54]#
D[55]#
D[56]#
D[57]#
D[58]#
D[59]#
D[60]#
D[61]#
D[62]#
D[63]#
DSTBN[3]#
DSTBP[3]#
DINV[3]#

C489

D[16]#
D[17]#
D[18]#
D[19]#
D[20]#
D[21]#
D[22]#
D[23]#
D[24]#
D[25]#
D[26]#
D[27]#
D[28]#
D[29]#
D[30]#
D[31]#
DSTBN[1]#
DSTBP[1]#
DINV[1]#

DATA GRP 1

Close to CPU pin AD26


within 500mils.

H_D#16 N22
H_D#17 K25
H_D#18 P26
H_D#19 R23
H_D#20 L23
H_D#21 M24
H_D#22 L22
H_D#23 M23
H_D#24 P25
H_D#25 P23
H_D#26 P22
H_D#27 T24
H_D#28 R24
H_D#29 L25
H_D#30 T25
H_D#31 N25
L26
M26
N24

10U_0805_10V4Z
C488

R408
2K_0402_1%

Near pin C26

H_DSTBN#0
H_DSTBP#0
H_DINV#0
H_D#[16..31]

H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47

R393
27.4_0402_1%
2
1

7
7
7
7

+GTL_REF0

Y22
AB24
V24
V26
V23
T22
U25
U23
Y25
W22
Y23
W24
W25
AA23
AA24
AB25
Y26
AA26
U22

R394
54.9_0402_1%
2
1

R407
1K_0402_1%

D[32]#
D[33]#
D[34]#
D[35]#
D[36]#
D[37]#
D[38]#
D[39]#
D[40]#
D[41]#
D[42]#
D[43]#
D[44]#
D[45]#
D[46]#
D[47]#
DSTBN[2]#
DSTBP[2]#
DINV[2]#

DATA GRP 2

+1.05VS

D[0]#
D[1]#
D[2]#
D[3]#
D[4]#
D[5]#
D[6]#
D[7]#
D[8]#
D[9]#
D[10]#
D[11]#
D[12]#
D[13]#
D[14]#
D[15]#
DSTBN[0]#
DSTBP[0]#
DINV[0]#

DATA GRP 0

H_D#[32..47]

JCPU1B
H_D#0 E22
H_D#1 F24
H_D#2 E26
H_D#3 G22
H_D#4 F23
H_D#5 G25
H_D#6 E25
H_D#7 E23
H_D#8 K24
H_D#9 G24
H_D#10 J24
H_D#11 J23
H_D#12 H22
H_D#13 F26
H_D#14 K22
H_D#15 H23
J26
H26
H25

R401
27.4_0402_1%
2
1

H_D#[0..15]

DATA GRP 3

R399
54.9_0402_1%
2
1

VCCSENSE 44
VSSSENSE 44

Merom Ball-out Rev 1a


.

+CPU_CORE
R236
100_0402_1%
2

VCCSENSE

R237
100_0402_1%
1
2

VSSSENSE

Close to CPU pin


within 500mils.

Compal Secret Data

Security Classification
Issued Date

2007/10/25

2008/10/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

Length match
within 25 mils.
The trace
width/space/other
is 20/7/25.

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Sheet

Wednesday, December 10, 2008


1

of

47

+CPU_CORE

1
Place these capacitors on L8
(North side,Secondary Layer)

C321
10U_0805_6.3V6M

C320
10U_0805_6.3V6M

C330
10U_0805_6.3V6M

C341
10U_0805_6.3V6M

C342
10U_0805_6.3V6M

C324
10U_0805_6.3V6M

C325
10U_0805_6.3V6M

C331
10U_0805_6.3V6M

+CPU_CORE

JCPU1D

Pin F8
Dual Core: GND (internal)
Quad Core: Floating (internal)

VSS[001]
VSS[002]
VSS[003]
VSS[004]
VSS[005]
VSS[006]
VSS[007]
VSS[008]
VSS[009]
VSS[010]
VSS[011]
VSS[012]
VSS[013]
VSS[014]
VSS[015]
VSS[016]
VSS[017]
VSS[018]
VSS[019]
VSS[020]
VSS[021]
VSS[022]
VSS[023]
VSS[024]
VSS[025]
VSS[026]
VSS[027]
VSS[028]
VSS[029]
VSS[030]
VSS[031]
VSS[032]
VSS[033]
VSS[034]
VSS[035]
VSS[036]
VSS[037]
VSS[038]
VSS[039]
VSS[040]
VSS[041]
VSS[042]
VSS[043]
VSS[044]
VSS[045]
VSS[046]
VSS[047]
VSS[048]
VSS[049]
VSS[050]
VSS[051]
VSS[052]
VSS[053]
VSS[054]
VSS[055]
VSS[056]
VSS[057]
VSS[058]
VSS[059]
VSS[060]
VSS[061]
VSS[062]
VSS[063]
VSS[064]
VSS[065]
VSS[066]
VSS[067]
VSS[068]
VSS[069]
VSS[070]
VSS[071]
VSS[072]
VSS[073]
VSS[074]
VSS[075]
VSS[076]
VSS[077]
VSS[078]
VSS[079]
VSS[080]
VSS[081]

conn@

1
VSS[082]
VSS[083]
VSS[084]
VSS[085]
VSS[086]
VSS[087]
VSS[088]
VSS[089]
VSS[090]
VSS[091]
VSS[092]
VSS[093]
VSS[094]
VSS[095]
VSS[096]
VSS[097]
VSS[098]
VSS[099]
VSS[100]
VSS[101]
VSS[102]
VSS[103]
VSS[104]
VSS[105]
VSS[106]
VSS[107]
VSS[108]
VSS[109]
VSS[110]
VSS[111]
VSS[112]
VSS[113]
VSS[114]
VSS[115]
VSS[116]
VSS[117]
VSS[118]
VSS[119]
VSS[120]
VSS[121]
VSS[122]
VSS[123]
VSS[124]
VSS[125]
VSS[126]
VSS[127]
VSS[128]
VSS[129]
VSS[130]
VSS[131]
VSS[132]
VSS[133]
VSS[134]
VSS[135]
VSS[136]
VSS[137]
VSS[138]
VSS[139]
VSS[140]
VSS[141]
VSS[142]
VSS[143]
VSS[144]
VSS[145]
VSS[146]
VSS[147]
VSS[148]
VSS[149]
VSS[150]
VSS[151]
VSS[152]
VSS[153]
VSS[154]
VSS[155]
VSS[156]
VSS[157]
VSS[158]
VSS[159]
VSS[160]
VSS[161]
VSS[162]
VSS[163]

P6
P21
P24
R2
R5
R22
R25
T1
T4
T23
T26
U3
U6
U21
U24
V2
V5
V22
V25
W1
W4
W23
W26
Y3
Y6
Y21
Y24
AA2
AA5
AA8
AA11
AA14
AA16
AA19
AA22
AA25
AB1
AB4
AB8
AB11
AB13
AB16
AB19
AB23
AB26
AC3
AC6
AC8
AC11
AC14
AC16
AC19
AC21
AC24
AD2
AD5
AD8
AD11
AD13
AD16
AD19
AD22
AD25
AE1
AE4
AE8
AE11
AE14
AE16
AE19
AE23
AE26
A2
AF6
AF8
AF11
AF13
AF16
AF19
AF21
A25
AF25

Place these capacitors on L8


(North side,Secondary Layer)

C351
10U_0805_6.3V6M

C352
10U_0805_6.3V6M

C322
10U_0805_6.3V6M

C353
10U_0805_6.3V6M

C344
10U_0805_6.3V6M

C343
10U_0805_6.3V6M

C484
10U_0805_6.3V6M

C485
10U_0805_6.3V6M

+CPU_CORE

1
Place these capacitors on L8
(Sorth side,Secondary Layer)

C490
10U_0805_6.3V6M

C491
10U_0805_6.3V6M

C496
10U_0805_6.3V6M

C498
10U_0805_6.3V6M

C499
10U_0805_6.3V6M

C502
10U_0805_6.3V6M

C493
10U_0805_6.3V6M

C504
10U_0805_6.3V6M

+CPU_CORE

1
Place these capacitors on L8
(Sorth side,Secondary Layer)

C494
10U_0805_6.3V6M

C495
10U_0805_6.3V6M

C497
10U_0805_6.3V6M

C500
10U_0805_6.3V6M

C501
10U_0805_6.3V6M

C505
10U_0805_6.3V6M

C492
10U_0805_6.3V6M

C503
10U_0805_6.3V6M

Mid Frequence Decoupling


C

+CPU_CORE
330U_D2E_2.5VM_R9

South Side Secondary


of CPU Socket
C367

C366

330U_D2E_2.5VM_R9
2

@
C365

+
2

330U_D2E_2.5VM_R9

1
+

@
C368

1
+

330U_D2E_2.5VM_R9

1
C483

330U_D2E_2.5VM_R9

North Side Secondary


of CPU Socket

ESR <= 1.5m ohm


Capacitor > 1980uF

C482

330uF ESR 7m ohm X 6 PCS

330U_D2E_2.5VM_R9

+1.05VS

1
C326
@

Merom Ball-out Rev 1a


.

+
2

330U_D2E_2.5VM_R9

A4
A8
A11
A14
A16
A19
A23
AF2
B6
B8
B11
B13
B16
B19
B21
B24
C5
C8
C11
C14
C16
C19
C2
C22
C25
D1
D4
D8
D11
D13
D16
D19
D23
D26
E3
E6
E8
E11
E14
E16
E19
E21
E24
F5
F8
F11
F13
F16
F19
F2
F22
F25
G4
G1
G23
G26
H3
H6
H21
H24
J2
J5
J22
J25
K1
K4
K23
K26
L3
L6
L21
L24
M2
M5
M22
M25
N1
N4
N23
N26
P3

C328
0.1U_0402_16V4Z

C329
0.1U_0402_16V4Z

C340
0.1U_0402_16V4Z

C332
0.1U_0402_16V4Z

C333
0.1U_0402_16V4Z

C345
0.1U_0402_16V4Z

Place these inside socket


cavity on Bottom layer (North
side Secondary)

Pin D8,AA8,AC8 and AE8


Reserved for QC

Compal Secret Data

Security Classification
Issued Date

2007/10/25

2008/10/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Sheet

Wednesday, December 10, 2008


1

of

47

H_D#[0..63]

U30A

5
5
5

H_DSTBP#0
H_DSTBN#0
H_DINV#0

T40
U40
V41

CPU_DSTBP0#
CPU_DSTBN0#
CPU_DBI0#

5
5
5

H_DSTBP#1
H_DSTBN#1
H_DINV#1

W39
W37
V35

CPU_DSTBP1#
CPU_DSTBN1#
CPU_DBI1#

5
5
5

H_DSTBP#2
H_DSTBN#2
H_DINV#2

N37
L36
N35

CPU_DSTBP2#
CPU_DSTBN2#
CPU_DBI2#

5
5
5

H_DSTBP#3
H_DSTBN#3
H_DINV#3

M39
M41
J41

CPU_DSTBP3#
CPU_DSTBN3#
CPU_DBI3#

H_A#[3..35]

H_A#[3..35]

2
1

1K_0402_5%

2
1

R365
@

4
4
4

2
1

R472
@

1K_0402_5%

2
R471
@
1

R470
@

1K_0402_5%

CPU_BSEL2
CPU_BSEL1
CPU_BSEL0
1K_0402_5%

5
5
5

R367
@

1K_0402_5%

2
1

R366
@

1K_0402_5%

+1.05VS

H_ADSTB#0
H_ADSTB#1
H_REQ#[0..4]

4
4
4
4
4
4
4
4
4

H_ADS#
H_BNR#
H_BR0#
H_DBSY#
H_DRDY#
H_HIT#
H_HITM#
H_LOCK#
H_TRDY#

4 H_PROCHOT#
4 H_THERMTRIP#
4 H_FERR#

+1.1VS

4
4
4

1
C196
1U_0402_6.3V4Z

AC34
AE38
AE34
AC37
AE37
AE35
AB35
AF35
AG35
AG39
AE33
AG37
AG38
AG34
AN38
AL39
AG33
AL33
AJ33
AN36
AJ35
AJ37
AJ36
AJ38
AL37
AL34
AN37
AJ34
AL38
AL35
AN34
AR39
AN35

CPU_A3#
CPU_A4#
CPU_A5#
CPU_A6#
CPU_A7#
CPU_A8#
CPU_A9#
CPU_A10#
CPU_A11#
CPU_A12#
CPU_A13#
CPU_A14#
CPU_A15#
CPU_A16#
CPU_A17#
CPU_A18#
CPU_A19#
CPU_A20#
CPU_A21#
CPU_A22#
CPU_A23#
CPU_A24#
CPU_A25#
CPU_A26#
CPU_A27#
CPU_A28#
CPU_A29#
CPU_A30#
CPU_A31#
CPU_A32#
CPU_A33#
CPU_A34#
CPU_A35#

AE36
AK35

CPU_ADSTB0#
CPU_ADSTB1#

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4

AC38
AA33
AC39
AC33
AC35

CPU_REQ0#
CPU_REQ1#
CPU_REQ2#
CPU_REQ3#
CPU_REQ4#

H_ADS#
H_BNR#
H_BR0#
H_DBSY#
H_DRDY#
H_HIT#
H_HITM#
H_LOCK#
H_TRDY#

AD42
AD43
AE40
AD39
AD41
AB42
AD40
AC43
AE41

CPU_ADS#
CPU_BNR#
CPU_BR0#
CPU_DBSY#
CPU_DRDY#
CPU_HIT#
CPU_HITM#
CPU_LOCK#
CPU_TRDY#

T3
PAD
H_PROCHOT#
H_THERMTRIP#
H_FERR#

E41
AJ41
AG43
AH40

CPU_PECI
CPU_PROCHOT#
CPU_THERMTRIP#
CPU_FERR#

CPU_BSEL2
CPU_BSEL1
CPU_BSEL0

L9
MBK1608121YZF_0603

+V_PLL_CPU

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35

49 mA

H_RS#0
H_RS#1
H_RS#2

F42
D42
F41

H_RS#0
H_RS#1
H_RS#2

+V_PLL_CPU

+1.1VS_V_VPLL

CPU_BSEL2
CPU_BSEL1
CPU_BSEL0

AC41
AB41
AC42

CPU_RS0#
CPU_RS1#
CPU_RS2#

AH28
U28

+V_PLL_CPU
+V_PLL_DP

+1.05VS

R373
R369

2
2

149.9_0402_1% BCLK_VML_COMP_VCC
149.9_0402_1% BCLK_VML_COMP_GND

AM39
AM40

BCLK_VML_COMP_VDD
BCLK_VML_COMP_GND

R372
R371

1
1

249.9_0402_1%
249.9_0402_1%

AM43
AM42

CPU_COMP_VCC
CPU_COMP_GND

CPU_COMP_VCC
CPU_COMP_GND

FSB

CPU_D0#
CPU_D1#
CPU_D2#
CPU_D3#
CPU_D4#
CPU_D5#
CPU_D6#
CPU_D7#
CPU_D8#
CPU_D9#
CPU_D10#
CPU_D11#
CPU_D12#
CPU_D13#
CPU_D14#
CPU_D15#
CPU_D16#
CPU_D17#
CPU_D18#
CPU_D19#
CPU_D20#
CPU_D21#
CPU_D22#
CPU_D23#
CPU_D24#
CPU_D25#
CPU_D26#
CPU_D27#
CPU_D28#
CPU_D29#
CPU_D30#
CPU_D31#
CPU_D32#
CPU_D33#
CPU_D34#
CPU_D35#
CPU_D36#
CPU_D37#
CPU_D38#
CPU_D39#
CPU_D40#
CPU_D41#
CPU_D42#
CPU_D43#
CPU_D44#
CPU_D45#
CPU_D46#
CPU_D47#
CPU_D48#
CPU_D49#
CPU_D50#
CPU_D51#
CPU_D52#
CPU_D53#
CPU_D54#
CPU_D55#
CPU_D56#
CPU_D57#
CPU_D58#
CPU_D59#
CPU_D60#
CPU_D61#
CPU_D62#
CPU_D63#

Y43
W42
Y40
W41
Y39
V42
Y41
Y42
P42
U41
R42
T39
T42
T41
R41
T43
W35
AA37
W33
W34
AA36
AA34
AA38
AA35
U38
U36
U35
U33
U34
W38
R33
U37
N34
N33
R34
R35
P35
R39
R37
R38
L37
L39
L38
N36
N38
J39
J38
J37
L42
M42
P41
N41
N40
M40
H40
K42
H41
L41
H43
H42
K41
J40
H39
M43

H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63

CPU_BPRI#
CPU_DEFER#

AA41
AA40

H_BPRI#
H_DEFER#

BCLK_OUT_CPU_P
BCLK_OUT_CPU_N

G42
G41

BCLK_OUT_ITP_P
BCLK_OUT_ITP_N

AL43
AL42

BCLK_OUT_NB_P
BCLK_OUT_NB_N

AL41
AK42

H_D#[0..63]

1
@
H_BPRI# 4
H_DEFER# 4

C480
15P_0402_50V8J

CLK_CPU_BCLK
CLK_CPU_BCLK#
CLK_XDP 4
CLK_XDP# 4
BCLK_FEEDBACK_P
BCLK_FEEDBACK_N

1
@
2

BCLK_IN_N
BCLK_IN_P

AK41
AJ40

CPU_A20M#
CPU_IGNNE#
CPU_INIT#
CPU_INTR
CPU_NMI
CPU_SMI#

AF41
AH39
AH42
AF42
AG41
AH41

H_A20M#
H_IGNNE#
H_INIT#
H_INTR
H_NMI
H_SMI#

H_A20M# 4
H_IGNNE# 4
H_INIT# 4
H_INTR 4
H_NMI 4
H_SMI# 4

CPU_PWRGD
CPU_RESET#

AH43
H38

H_PWRGOOD
H_RESET#

H_PWRGOOD 4,5
H_RESET# 4

CPU_SLP#
CPU_DPSLP#
CPU_DPWR#
CPU_STPCLK#
CPU_DPRSTP#

AM33
AN33
AM32
AG42
AN32

H_CPUSLP#
H_DPSLP#
H_DPWR#
H_STPCLK#
H_DPRSTP#

CLK_CPU_BCLK 4
CLK_CPU_BCLK# 4

C479
15P_0402_50V8J

H_CPUSLP# 5
H_DPSLP# 5
H_DPWR# 5
H_STPCLK# 4
H_DPRSTP# 5,44

MCP79-SLI_PBGA1437
<BOM Structure>

Compal Secret Data

Security Classification
Issued Date

2007/10/25

2008/10/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Sheet

Wednesday, December 10, 2008


1

of

47

DDR_B_DQS#[0..7]

DDR_B_DQS#[0..7]

DDR_B_DQS[0..7]
D

DDR_B_DQS[0..7]

18
18
D

U30C
18 DDR_B_D[0..63]

DDR_A_DQS[0..7]

DDR_A_DQS#[0..7]
DDR_A_DQS[0..7]

DDR_B_D63
DDR_B_D62
DDR_B_D61
DDR_B_D60
DDR_B_D59
DDR_B_D58
DDR_B_D57
DDR_B_D56
DDR_B_D55
DDR_B_D54
DDR_B_D53
DDR_B_D52
DDR_B_D51
DDR_B_D50
DDR_B_D49
DDR_B_D48
DDR_B_D47
DDR_B_D46
DDR_B_D45
DDR_B_D44
DDR_B_D43
DDR_B_D42
DDR_B_D41
DDR_B_D40
DDR_B_D39
DDR_B_D38
DDR_B_D37
DDR_B_D36
DDR_B_D35
DDR_B_D34
DDR_B_D33
DDR_B_D32
DDR_B_D31
DDR_B_D30
DDR_B_D29
DDR_B_D28
DDR_B_D27
DDR_B_D26
DDR_B_D25
DDR_B_D24
DDR_B_D23
DDR_B_D22
DDR_B_D21
DDR_B_D20
DDR_B_D19
DDR_B_D18
DDR_B_D17
DDR_B_D16
DDR_B_D15
DDR_B_D14
DDR_B_D13
DDR_B_D12
DDR_B_D11
DDR_B_D10
DDR_B_D9
DDR_B_D8
DDR_B_D7
DDR_B_D6
DDR_B_D5
DDR_B_D4
DDR_B_D3
DDR_B_D2
DDR_B_D1
DDR_B_D0

17
17

U30B

17 DDR_A_D[0..63]

AL8
AL9
AP9
AN9
AL6
AL7
AN6
AN7
AR6
AR7
AV6
AW5
AN10
AR5
AU6
AV5
AU7
AU8
AW9
AP11
AW6
AY5
AU9
AV9
AU11
AV11
AV13
AW13
AR11
AT11
AR14
AU13
AR26
AU25
AT27
AU27
AP25
AR25
AP27
AR27
AP29
AR29
AP31
AR31
AV27
AN29
AV29
AN31
AU31
AR33
AV37
AW37
AT31
AV31
AT37
AU37
AW39
AV39
AR37
AR38
AV38
AW38
AR35
AP35

MDQ0_63
MDQ0_62
MDQ0_61
MDQ0_60
MDQ0_59
MDQ0_58
MDQ0_57
MDQ0_56
MDQ0_55
MDQ0_54
MDQ0_53
MDQ0_52
MDQ0_51
MDQ0_50
MDQ0_49
MDQ0_48
MDQ0_47
MDQ0_46
MDQ0_45
MDQ0_44
MDQ0_43
MDQ0_42
MDQ0_41
MDQ0_40
MDQ0_39
MDQ0_38
MDQ0_37
MDQ0_36
MDQ0_35
MDQ0_34
MDQ0_33
MDQ0_32
MDQ0_31
MDQ0_30
MDQ0_29
MDQ0_28
MDQ0_27
MDQ0_26
MDQ0_25
MDQ0_24
MDQ0_23
MDQ0_22
MDQ0_21
MDQ0_20
MDQ0_19
MDQ0_18
MDQ0_17
MDQ0_16
MDQ0_15
MDQ0_14
MDQ0_13
MDQ0_12
MDQ0_11
MDQ0_10
MDQ0_9
MDQ0_8
MDQ0_7
MDQ0_6
MDQ0_5
MDQ0_4
MDQ0_3
MDQ0_2
MDQ0_1
MDQ0_0

DDR_A_DM7
DDR_A_DM6
DDR_A_DM5
DDR_A_DM4
DDR_A_DM3
DDR_A_DM2
DDR_A_DM1
DDR_A_DM0

AN5
AU5
AR10
AN13
AN27
AW29
AV35
AR34

MDQM0_7
MDQM0_6
MDQM0_5
MDQM0_4
MDQM0_3
MDQM0_2
MDQM0_1
MDQM0_0

17 DDR_A_DM[0..7]

MDQS0_7_P
MDQS0_7_N
MDQS0_6_P
MDQS0_6_N
MDQS0_5_P
MDQS0_5_N
MDQS0_4_P
MDQS0_4_N
MDQS0_3_P
MDQS0_3_N
MDQS0_2_P
MDQS0_2_N
MDQS0_1_P
MDQS0_1_N
MDQS0_0_P
MDQS0_0_N

AL10
AL11
AR8
AR9
AW7
AW8
AP13
AR13
AV25
AW25
AU30
AU29
AT35
AU35
AU39
AT39

DDR_A_DQS7
DDR_A_DQS#7
DDR_A_DQS6
DDR_A_DQS#6
DDR_A_DQS5
DDR_A_DQS#5
DDR_A_DQS4
DDR_A_DQS#4
DDR_A_DQS3
DDR_A_DQS#3
DDR_A_DQS2
DDR_A_DQS#2
DDR_A_DQS1
DDR_A_DQS#1
DDR_A_DQS0
DDR_A_DQS#0

MEMORY
PARTITION 0
MRAS0#
MCAS0#
MWE0#

AV17
AP17
AR17

DDR_A_RAS#
DDR_A_CAS#
DDR_A_WE#

MBA0_2
MBA0_1
MBA0_0

AP23
AP19
AW17

DDR_A_BS2
DDR_A_BS1
DDR_A_BS0

MA0_14
MA0_13
MA0_12
MA0_11
MA0_10
MA0_9
MA0_8
MA0_7
MA0_6
MA0_5
MA0_4
MA0_3
MA0_2
MA0_1
MA0_0

AR23
AU15
AN23
AW21
AN19
AV21
AR22
AU21
AP21
AR21
AN21
AV19
AU19
AT19
AR19

DDR_A_MA14
DDR_A_MA13
DDR_A_MA12
DDR_A_MA11
DDR_A_MA10
DDR_A_MA9
DDR_A_MA8
DDR_A_MA7
DDR_A_MA6
DDR_A_MA5
DDR_A_MA4
DDR_A_MA3
DDR_A_MA2
DDR_A_MA1
DDR_A_MA0

DDR_A_RAS# 17
DDR_A_CAS# 17
DDR_A_WE# 17
DDR_A_BS[0..2] 17

DDR_A_MA[0..14] 17

MDQ1_63
MDQ1_62
MDQ1_61
MDQ1_60
MDQ1_59
MDQ1_58
MDQ1_57
MDQ1_56
MDQ1_55
MDQ1_54
MDQ1_53
MDQ1_52
MDQ1_51
MDQ1_50
MDQ1_49
MDQ1_48
MDQ1_47
MDQ1_46
MDQ1_45
MDQ1_44
MDQ1_43
MDQ1_42
MDQ1_41
MDQ1_40
MDQ1_39
MDQ1_38
MDQ1_37
MDQ1_36
MDQ1_35
MDQ1_34
MDQ1_33
MDQ1_32
MDQ1_31
MDQ1_30
MDQ1_29
MDQ1_28
MDQ1_27
MDQ1_26
MDQ1_25
MDQ1_24
MDQ1_23
MDQ1_22
MDQ1_21
MDQ1_20
MDQ1_19
MDQ1_18
MDQ1_17
MDQ1_16
MDQ1_15
MDQ1_14
MDQ1_13
MDQ1_12
MDQ1_11
MDQ1_10
MDQ1_9
MDQ1_8
MDQ1_7
MDQ1_6
MDQ1_5
MDQ1_4
MDQ1_3
MDQ1_2
MDQ1_1
MDQ1_0

AT5
BA2
AY7
BA11
BB34
BB38
AY43
AR42

MDQM1_7
MDQM1_6
MDQM1_5
MDQM1_4
MDQM1_3
MDQM1_2
MDQM1_1
MDQM1_0

18 DDR_B_DM[0..7]

MEMORY CONTROL 0A

DDR_A_D63
DDR_A_D62
DDR_A_D61
DDR_A_D60
DDR_A_D59
DDR_A_D58
DDR_A_D57
DDR_A_D56
DDR_A_D55
DDR_A_D54
DDR_A_D53
DDR_A_D52
DDR_A_D51
DDR_A_D50
DDR_A_D49
DDR_A_D48
DDR_A_D47
DDR_A_D46
DDR_A_D45
DDR_A_D44
DDR_A_D43
DDR_A_D42
DDR_A_D41
DDR_A_D40
DDR_A_D39
DDR_A_D38
DDR_A_D37
DDR_A_D36
DDR_A_D35
DDR_A_D34
DDR_A_D33
DDR_A_D32
DDR_A_D31
DDR_A_D30
DDR_A_D29
DDR_A_D28
DDR_A_D27
DDR_A_D26
DDR_A_D25
DDR_A_D24
DDR_A_D23
DDR_A_D22
DDR_A_D21
DDR_A_D20
DDR_A_D19
DDR_A_D18
DDR_A_D17
DDR_A_D16
DDR_A_D15
DDR_A_D14
DDR_A_D13
DDR_A_D12
DDR_A_D11
DDR_A_D10
DDR_A_D9
DDR_A_D8
DDR_A_D7
DDR_A_D6
DDR_A_D5
DDR_A_D4
DDR_A_D3
DDR_A_D2
DDR_A_D1
DDR_A_D0

AT4
AT3
AV2
AV3
AR4
AR3
AU2
AU3
AY4
AY3
BB3
BC3
AW4
AW3
BA3
BB2
BB5
BA5
BA8
BC8
BB4
BC4
BA7
AY8
BA9
BB10
BB12
AW12
BB8
BB9
AY12
BA12
BC32
AW32
BA35
AY36
BA32
BB32
BA34
AY35
BC36
AW36
BA39
AY40
BA36
BB36
BA38
AY39
BB40
AW40
AV42
AV41
BA40
BC40
AW42
AW41
AT40
AT41
AP41
AN40
AU40
AU41
AR41
AP42

MCLK0A_2_P
MCLK0A_2_N

AW33
AV33

MCLK0A_1_P
MCLK0A_1_N

BA24
AY24

M_CLK_DDR1
M_CLK_DDR#1

MCLK0A_0_P
MCLK0A_0_N

BB20
BC20

M_CLK_DDR0
M_CLK_DDR#0

MCS0A_1#
MCS0A_0#

AT15
AR18

DDR_CS1_DIMMA#
DDR_CS0_DIMMA#

MODT0A_1
MODT0A_0

AP15
AV15

M_ODT1
M_ODT0

MCKE0A_1
MCKE0A_0

AU23
AT23

DDR_CKE1_DIMMA
DDR_CKE0_DIMMA

DDR_B_DM7
DDR_B_DM6
DDR_B_DM5
DDR_B_DM4
DDR_B_DM3
DDR_B_DM2
DDR_B_DM1
DDR_B_DM0

M_CLK_DDR1 17
M_CLK_DDR#1 17
M_CLK_DDR0 17
M_CLK_DDR#0 17

DDR_B_DQS7
DDR_B_DQS#7
DDR_B_DQS6
DDR_B_DQS#6
DDR_B_DQS5
DDR_B_DQS#5
DDR_B_DQS4
DDR_B_DQS#4
DDR_B_DQS3
DDR_B_DQS#3
DDR_B_DQS2
DDR_B_DQS#2
DDR_B_DQS1
DDR_B_DQS#1
DDR_B_DQS0
DDR_B_DQS#0

MDQS1_7_P
MDQS1_7_N
MDQS1_6_P
MDQS1_6_N
MDQS1_5_P
MDQS1_5_N
MDQS1_4_P
MDQS1_4_N
MDQS1_3_P
MDQS1_3_N
MDQS1_2_P
MDQS1_2_N
MDQS1_1_P
MDQS1_1_N
MDQS1_0_P
MDQS1_0_N

AT2
AT1
AY2
AY1
BB6
BA6
BA10
AY11
BB33
BA33
BB37
BA37
BA43
AY42
AT42
AT43

MRAS1#
MCAS1#
MWE1#

AW16
BA15
BA16

DDR_B_RAS#
DDR_B_CAS#
DDR_B_WE#

MBA1_2
MBA1_1
MBA1_0

BB29
BB18
BB17

DDR_B_BS2
DDR_B_BS1
DDR_B_BS0

MA1_14
MA1_13
MA1_12
MA1_11
MA1_10
MA1_9
MA1_8
MA1_7
MA1_6
MA1_5
MA1_4
MA1_3
MA1_2
MA1_1
MA1_0

BA29
BA14
AW28
BC28
BA17
BB28
AY28
BA28
AY27
BA27
BA26
BB26
BA25
BB25
BA18

DDR_B_MA14
DDR_B_MA13
DDR_B_MA12
DDR_B_MA11
DDR_B_MA10
DDR_B_MA9
DDR_B_MA8
DDR_B_MA7
DDR_B_MA6
DDR_B_MA5
DDR_B_MA4
DDR_B_MA3
DDR_B_MA2
DDR_B_MA1
DDR_B_MA0

MCLK1A_2_P
MCLK1A_2_N

BA42
BB42

MCLK1A_1_P
MCLK1A_1_N

BB22
BA22

M_CLK_DDR3
M_CLK_DDR#3

MCLK1A_0_P
MCLK1A_0_N

BA19
AY19

M_CLK_DDR2
M_CLK_DDR#2

MCS1A_1#
MCS1A_0#

BB14
BB16

DDR_CS3_DIMMB#
DDR_CS2_DIMMB#

MODT1A_1
MODT1A_0

BB13
AY15

M_ODT3
M_ODT2

MCKE1A_1
MCKE1A_0

AY31
BB30

DDR_CKE3_DIMMB
DDR_CKE2_DIMMB

MEMORY
PARTITION 1
DDR_B_RAS# 18
DDR_B_CAS# 18
DDR_B_WE# 18
DDR_B_BS[0..2] 18
C

DDR_B_MA[0..14]

MEMORY CONTROL 1A

DDR_A_DQS#[0..7]

18

M_CLK_DDR3 18
M_CLK_DDR#3 18
B

M_CLK_DDR2 18
M_CLK_DDR#2 18
DDR_CS3_DIMMB# 18
DDR_CS2_DIMMB# 18
M_ODT3 18
M_ODT2 18
DDR_CKE3_DIMMB 18
DDR_CKE2_DIMMB 18

MCP79-SLI_PBGA1437

DDR_CS1_DIMMA# 17
DDR_CS0_DIMMA# 17
M_ODT1 17
M_ODT0 17
DDR_CKE1_DIMMA 17
DDR_CKE0_DIMMA 17

MCP79-SLI_PBGA1437

Compal Secret Data

Security Classification
Issued Date

2007/10/25

2008/10/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Sheet

Wednesday, December 10, 2008


1

of

47

U30D
D

MCLK1B_0_P
MCLK1B_0_N

BA20
AY20

AU17
AR15

MCS0B_0#
MCS0B_1#

MCS1B_0#
MCS1B_1#

BC16
BA13

AN17
AN15

MODT0B_0
MODT0B_1

MODT1B_0
MODT1B_1

AY16
BC13

AV23
AN25

MCKE0B_0
MCKE0B_1

MCKE1B_0
MCKE1B_1

BA30
BA31

+V_PLL_MCLK
+V_DLL_DLCELL_AVDD
+V_PLL_FSB

AH27
AG27
AG28

MRESET0#

AY32

MEM_COMP_GND

GND55
GND56
GND57
GND58
GND59
GND60
GND61
GND62
GND63
GND64

+1.5V

4.77 A
1

C200

C137

C154

C134

C136
0.1U_0402_16V7K

C181

+1.5V
B

C178

C135

C179

C199

C153

C180

0.1U_0402_16V7K

AM17
AM19
AM21
AM23
AM25
AM27
AM29
AN16
BC29
AN20
AN24
AT17
AP16
AN22
AP20
AP24
AV16
AR16
AR20
AR24
AW15
AP22
AP18
AU16
AN18
AU24
AT21
AY29
AV24
AU20
AU22
AW27
BC17
AV20
AY17
AY18
AM15
AU18
AY25
AY26
AW19
AW24
BC25
AL30
AM31

0.1U_0402_16V7K

+VDD_MEM1
+VDD_MEM2
+VDD_MEM3
+VDD_MEM4
+VDD_MEM5
+VDD_MEM6
+VDD_MEM7
+VDD_MEM8
+VDD_MEM9
+VDD_MEM10
+VDD_MEM11
+VDD_MEM12
+VDD_MEM13
+VDD_MEM14
+VDD_MEM15
+VDD_MEM16
+VDD_MEM17
+VDD_MEM18
+VDD_MEM19
+VDD_MEM20
+VDD_MEM21
+VDD_MEM22
+VDD_MEM23
+VDD_MEM24
+VDD_MEM25
+VDD_MEM26
+VDD_MEM27
+VDD_MEM28
+VDD_MEM29
+VDD_MEM30
+VDD_MEM31
+VDD_MEM32
+VDD_MEM33
+VDD_MEM34
+VDD_MEM35
+VDD_MEM36
+VDD_MEM37
+VDD_MEM38
+VDD_MEM39
+VDD_MEM40
+VDD_MEM41
+VDD_MEM42
+VDD_MEM43
+VDD_MEM44
+VDD_MEM45

0.1U_0402_16V7K

GND1
GND2
GND3
GND4
GND5
GND6
GND7
GND8
GND9
GND10
GND11
GND12
GND13
GND14
GND15
GND16
GND17
GND18
GND19
GND20
GND21
GND22
GND23
GND24
GND25
GND26
GND27
GND28
GND29
GND30
GND31
GND32
GND33
GND34
GND35
GND36
GND37
GND38
GND39
GND40
GND41
GND42
GND43
GND44
GND45
GND46
GND47
GND48
GND49
GND50
GND51
GND52
GND53
GND54

0.1U_0402_16V7K

MEM_COMP_GND

AA22
AP12
G30
P10
T10
T6
V10
V34
W5
AA39
AB22
AB7
AD22
AE20
AF24
AG24
AH35
AK7
AM28
AT25
AP30
AR36
AU10
F28
BC21
AY9
BC9
D34
F24
G32
H31
K7
M38
M5
M6
M7
M9
N39
N8
P33
P34
P37
P4
P40
P7
R36
R40
R43
R5
T18
T20
AK11
T24
T26

0.1U_0402_16V7K

R368
40.2_0402_1%

AM41

4.7U_0603_6.3V6K

8mil

MEM_COMP_VDD

C197 C60

+1.5V

0.1U_0402_16V7K

MEM_COMP_VDD

AN41

SM_DRAMRST# 17,18

0_0402_5%

4.7U_0603_6.3V6K

8mil

2
R151

0.1U_0402_16V7K

+V_PLL_CPU

197 mA

10U_0805_10V4Z

R370
40.2_0402_1%

4.7U_0603_6.3V6K

MCLK0B_0_P
MCLK0B_0_N

0.1U_0402_16V7K

AY23
BA23

BA21
BB21

C198
0.1U_0402_16V7K

BA41
BB41

MCLK1B_1_P
MCLK1B_1_N

MEMORY CONTROL 1B

MCLK1B_2_P
MCLK1B_2_N

MCLK0B_1_P
MCLK0B_1_N

MEMORY CONTROL 0B

MCLK0B_2_P
MCLK0B_2_N

BB24
BC24

0.1U_0402_16V7K

+1.5V

AU33
AU34

T33
T34
T35
T37
T38
T7
T9
U18
U20
U22

MCP79-SLI_PBGA1437

Compal Secret Data

Security Classification
Issued Date

2007/10/25

2008/10/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Sheet

Wednesday, December 10, 2008


1

of

47

2
@

R56

2@ 0_0402_5%

@ R313 1

+3VS

2 10K_0402_5%

26 MINI2_CLKREQ#

@ R60

+3V_SB
26 MINI1_CLKREQ#

2 10K_0402_5%

2
R82

1
0_0402_5%

2
R64

1
0_0402_5%

R318 2
@ R45 1

+3VS
27 EXP_CLKREQ#
27
CP_PE#

+3V_SB
24,26,27,28 PCIE_WAKE#

1 0_0402_5%
2 10K_0402_5%

1 R78

2 A01@ 10K_0402_5%

23 PCIE_PTX_C_IRX_P0
23 PCIE_PTX_C_IRX_N0
24 PCIE_PTX_C_IRX_P1
24 PCIE_PTX_C_IRX_N1

+1.1VS
B

26 PCIE_PTX_C_IRX_P2
26 PCIE_PTX_C_IRX_N2

R29

27 PCIE_PTX_C_IRX_P3
27 PCIE_PTX_C_IRX_N3

1 C125

1 C126

+1.1VS

L7
MBK1608121YZF_0603

PE0_PRSNT_16#

PE0_REFCLK_P
PE0_REFCLK_N

E11
D11

PEB_CLKREQ/GPIO_49#
PEB_PRSNT#

PE1_REFCLK_P
PE1_REFCLK_N

G11
F11

CLK_PCIE_READER 23
CLK_PCIE_READER# 23

E8
C10

PEC_CLKREQ/GPIO_50#
PEC_PRSNT#

PE2_REFCLK_P
PE2_REFCLK_N

J11
J10

CLK_PCIE_LAN 24
CLK_PCIE_LAN# 24

LAN

M15
B10

PED_CLKREQ/GPIO_51#
PED_PRSNT#

PE3_REFCLK_P
PE3_REFCLK_N

G13
F13

CLK_PCIE_MINI1 26
CLK_PCIE_MINI1# 26

MINI_CARD(WLAN)

L16
L18

PEE_CLKREQ/GPIO_16#
PEE_PRSNT/GPIO_46#

PE4_REFCLK_P
PE4_REFCLK_N

J13
H13

CLK_PCIE_CARD 27
CLK_PCIE_CARD# 27

NEW CARD

M16
M18

PEF_CLKREQ/GPIO_17#
PEF_PRSNT/GPIO_47#

PE5_REFCLK_P
PE5_REFCLK_N

L14
K14

M17
M19

PEG_CLKREQ/GPIO_18#
PEG_PRSNT/GPIO_48#

PE6_REFCLK_P
PE6_REFCLK_N

N14
M14

F17

PE_WAKE#

PEX_RST0#

K11

K9
J9

PE1_RX0_P
PE1_RX0_N

PE1_TX0_P
PE1_TX0_N

D8
C8

PCIE_TX0_P
PCIE_TX0_N C296 2
PCIE_TX1_P
PCIE_TX1_N C46

PE1_RX1_P
PE1_RX1_N

PE1_TX1_P
PE1_TX1_N

B8
A8

F9
E9

PE1_RX2_P
PE1_RX2_N

PE1_TX2_P
PE1_TX2_N

A7
B7

PCIE_TX2_P
PCIE_TX2_N C386 2

H7
G7

PE1_RX3_P
PE1_RX3_N

PE1_TX3_P
PE1_TX3_N

B6
C6

PCIE_TX3_P
PCIE_TX3_N C392 2
newcard@

T17
W19
U17
V19
W16
W17
W18
U16

+DVDD0_PEX1
+DVDD0_PEX2
+DVDD0_PEX3
+DVDD0_PEX4
+DVDD0_PEX5
+DVDD0_PEX6
+DVDD0_PEX7
+DVDD0_PEX8

T19
U19

+DVDD1_PEX1
+DVDD1_PEX2

T16

+V_PLL_PEX

+AVDD0_PEX1
+AVDD0_PEX2
+AVDD0_PEX3
+AVDD0_PEX4
+AVDD0_PEX5
+AVDD0_PEX6
+AVDD0_PEX7
+AVDD0_PEX8
+AVDD0_PEX9
+AVDD0_PEX10
+AVDD0_PEX11
+AVDD0_PEX12
+AVDD0_PEX13

Y12
AA12
AB12
M12
P12
R12
N12
T12
U12
AC12
AD12
V12
W12

+AVDD1_PEX1
+AVDD1_PEX2
+AVDD1_PEX3

M13
N13
P13

2 A01@ 10K_0402_5%

R314

C297 2
1
0.1U_0402_16V7K
1
0.1U_0402_16V7K
C47 2
1
0.1U_0402_16V7K
1
0.1U_0402_16V7K
C389 2
1
0.1U_0402_16V7K
1
0.1U_0402_16V7K
C393 2
1
newcard@
0.1U_0402_16V7K
1
0.1U_0402_16V7K

C122 2

C92

C94

C91

LAN
B

PCIE_ITX_C_PRX_P2 26
PCIE_ITX_C_PRX_N2 26

MINI_CARD(WLAN)

PCIE_ITX_C_PRX_P3 27
PCIE_ITX_C_PRX_N3 27

NEW CARD

L6
1

+1.1VS

KC FBM-L11-201209-221LMAT_0805

C57 1

10U_0805_10V4Z

PEX_CLK_COMP

2.37K_0402_1%
A

Issued Date

Compal Secret Data


2007/10/25

2008/10/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4

Card Reader

PCIE_ITX_C_PRX_P1 24
PCIE_ITX_C_PRX_N1 24

1.3A

+AVDD_PEX
C93

PCIE_ITX_C_PRX_P0 23
PCIE_ITX_C_PRX_N0 23

MCP79-SLI_PBGA1437

Security Classification

+3V_SB

C123
2.2U_0402_6.3VM

1 R59

TV

Card Reader

MCP_PCIE_RST#

H9
G9

A11

CLK_PCIE_MINI2 26
CLK_PCIE_MINI2# 26

C58

1U_0402_6.3V4Z

1 C145

4.7U_0603_6.3V6K

+V_PLL_PEX

D5
D9

161 mA

C124

1U_0402_6.3V4Z

C128

+DVDD_PEX

1U_0402_6.3V4Z

0.1U_0402_16V7K

C56

0.1U_0402_16V7K

4.7U_0603_6.3V6K

430 mA

PE0_ITX_C_PRX_P0 26
PE0_ITX_C_PRX_N0 26

C9

0_0805_5%

PCIE

1
0.1U_0402_16V7K

1
0.1U_0402_16V7K

4.7U_0603_6.3V6K

PCIE_RST# 23,24,26,27

NC7SZ08P5X_NL_SC70-5
C88

C379 2

1U_0402_6.3V4Z

PE0_TX0_P
PE0_TX0_N
PE0_TX1_P
PE0_TX1_N
PE0_TX2_P
PE0_TX2_N
PE0_TX3_P
PE0_TX3_N
PE0_TX4_P
PE0_TX4_N
PE0_TX5_P
PE0_TX5_N
PE0_TX6_P
PE0_TX6_N
PE0_TX7_P
PE0_TX7_N
PE0_TX8_P
PE0_TX8_N
PE0_TX9_P
PE0_TX9_N
PE0_TX10_P
PE0_TX10_N
PE0_TX11_P
PE0_TX11_N
PE0_TX12_P
PE0_TX12_N
PE0_TX13_P
PE0_TX13_N
PE0_TX14_P
PE0_TX14_N
PE0_TX15_P
PE0_TX15_N

PE0_TX0_P
PE0_TX0_N C378 2

1U_0402_6.3V4Z

PE0_RX0_P
PE0_RX0_N
PE0_RX1_P
PE0_RX1_N
PE0_RX2_P
PE0_RX2_N
PE0_RX3_P
PE0_RX3_N
PE0_RX4_P
PE0_RX4_N
PE0_RX5_P
PE0_RX5_N
PE0_RX6_P
PE0_RX6_N
PE0_RX7_P
PE0_RX7_N
PE0_RX8_P
PE0_RX8_N
PE0_RX9_P
PE0_RX9_N
PE0_RX10_P
PE0_RX10_N
PE0_RX11_P
PE0_RX11_N
PE0_RX12_P
PE0_RX12_N
PE0_RX13_P
PE0_RX13_N
PE0_RX14_P
PE0_RX14_N
PE0_RX15_P
PE0_RX15_N

C5
D4
C4
B4
A4
A3
B3
B2
C1
D1
D2
E1
E2
F2
F3
F4
G3
H4
H3
H2
H1
J1
J2
J3
K2
K3
L4
L3
M4
M3
M2
M1

0.1U_0402_16V7K

26 PE0_PTX_C_IRX_P0
26 PE0_PTX_C_IRX_N0

U8

0.1U_0402_16V7K

F7
E7
D7
C7
E6
F6
E5
F5
E4
E3
C3
D3
G5
H5
J7
J6
J5
J4
L11
L10
L9
L8
L7
L6
N11
N10
N9
P9
N7
N6
N5
N4

0.1U_0402_16V4Z
2

0.1U_0402_16V7K

C89

MCP_PCIE_RST#

U30E

+3V_SB

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Sheet

Wednesday, December 10, 2008


1

10

of

47

+3V_SB

+V_DUAL_MACPLL

T23

+V_DUAL_MACPLL

RGMII_MDC
RGMII_MDIO

D21
C21

2 R137
49.9_0402_1%
1
2
R348
49.9_0402_1%

C27

MII_COMP_VDD

RGMII_PWRDWN/GPIO_37

G23

B27

MII_COMP_GND

BUF_25MHZ

E23

C39
B38

RGB_DAC_RSET
RGB_DAC_VREF

4.7U_0603_6.3V6K

C189

C188

2.2U_0402_6.3VM

1
R157 1
C220

+1.1VS_V_VPLL
L20
1
2
MBK1608121YZF_0603

2
2 124_0402_1%
0.01U_0402_16V7K

66 mA

ENBKL
2

19 MCP79_ENVDD

10K_0402_5%

2 10K_0402_5% C31
F31

0.1U_0402_16V4Z

4.7U_0603_6.3V6K

FLAT

HPLUG_DET2/GPIO_22
HPLUG_DET3

+1.8VS_VDD_IFP

4.7U_0603_6.3V6K
2
0.1U_0402_16V4Z
0_0603_1%
2

C161
1
C165

4.7U_0603_6.3V6K
2
0.1U_0402_16V4Z

C205
1
C187

R172
@ C248

1
2

190 mA

2
1 1K_0402_1%
0.1U_0402_16V4Z

R341

TXCLK_R R334

R336

MII_RESET#

J23

+V_RGB_DAC
+V_TV_DAC

J32
K32

DDC_CLK0
DDC_DATA0

B31
A31

VGA_DDC_CLK
VGA_DDC_DATA

RGB_DAC_RED
RGB_DAC_GREEN
RGB_DAC_BLUE
RGB_DAC_HSYNC
RGB_DAC_VSYNC

B39
A39
B40
A40
A41

VGA_CRT_R
VGA_CRT_G
VGA_CRT_B

TV_DAC_RED
TV_DAC_GREEN
TV_DAC_BLUE
TV_DAC_HSYNC/GPIO_44
TV_DAC_VSYNC/GPIO_45

A36
B36
C36
D36
C37

2 10K_0402_5%
@

2 10K_0402_5%

2 10K_0402_5%

2 10K_0402_5%

L22
1
2
MBK1608121YZF_0603

206 mA

+3VS_RGB_DAC

C208

VGA_DDC_CLK 20
VGA_DDC_DATA 20

VGA_CRT_R 20
VGA_CRT_G 20
VGA_CRT_B 20
VGA_CRT_HSYNC 20
VGA_CRT_VSYNC 20

C206

1
C230 +
@

+3VS

C207
10U_0805_10V4Z

PANEL
2 0_0603_1%

R343

LCD_BKL_CTL/GPIO_57
LCD_BKL_ON/GPIO_59
LCD_PANEL_PWR/GPIO_58

DP_AUX_CH0_P
DP_AUX_CH0_N

R134

GPIO_6/FERR/IGPU_GPIO_6#
GPIO_7/NFERR/IGPU_GPIO_7#

D43
C43

2
10U_0805_10V4Z
1 R115

E16
B15

HDMI_TXD0_P/ML0_LANE2_P
HDMI_TXD0_N/ML0_LANE2_N
HDMI_TXD1_P/ML0_LANE1_P
HDMI_TXD1_N/ML0_LANE1_N
HDMI_TXD2_P/ML0_LANE0_P
HDMI_TXD2_N/ML0_LANE0_N

95 mA
C167

XTALIN_TV
XTALOUT_TV

HDMI_TXC_P/ML0_LANE3_P
HDMI_TXC_N/ML0_LANE3_N

+1.1VS

C30

C38
D38

DACS

D35
E35

+3VS

+V_VPLL
+V_PLL_CORE

G35
F35
F33
G33
J33
H33

HDMITX0
HDMITX0#
HDMITX1
HDMITX1#
HDMITX2
HDMITX2#

R351

T28
U27

21
21
21
21
21
21

21 HDMI_HPD

16 mA

TV_DAC_RSET
TV_DAC_VREF

21 HDMITXC
21 HDMITXC#

+1.8VS

1
C142 @

E36
A35

G39
E37
MCP79_ENVDD
F40

R460

RGMII_INTR/GPIO_35

MAC_REF

330U_D2E_2.5VM_R9

2.2U_0402_6.3VM

4.7U_0603_6.3V6K

+1.1VS

+3V_SB

J22

E28
B24
C24
C25
D25
D24
C26

0.1U_0402_16V4Z

9 mA
1
C166

MII_RXER/GPIO_36
MII_COL/GPIO_20/MSMB_DATA
MII_CRS/GPIO_21/MSMB_CLK

MII_VREF
RGMII_TXD0
RGMII_TXD1
RGMII_TXD2
RGMII_TXD3
RGMII_TXC/MII_TXCLK
RGMII_TXCTL/MII_TXEN

0.1U_0402_16V4Z

2 10K_0402_5%

F23
B26
B22

C29

M27
M26

+VDD_IFPA
+VDD_IFPB

M28
M29

+V_PLL_IFPAB
+V_PLL_HDMI

T25

+VDD_HDMI

J31
J30

HDMI_RSET
HDMI_VPROBE

IFPA_TXC_P
IFPA_TXC_N

B35
C35

MCP79_TXCLK+ 19
MCP79_TXCLK- 19

IFPA_TXD0_P
IFPA_TXD0_N
IFPA_TXD1_P
IFPA_TXD1_N
IFPA_TXD2_P
IFPA_TXD2_N
IFPA_TXD3_P
IFPA_TXD3_N

B32
A32
D32
C32
D33
C33
B34
C34

MCP79_TXOUT0+
MCP79_TXOUT0MCP79_TXOUT1+
MCP79_TXOUT1MCP79_TXOUT2+
MCP79_TXOUT2-

IFPB_TXC_P
IFPB_TXC_N

L31
K31

MCP79_TZCLK+ 19
MCP79_TZCLK- 19

IFPB_TXD4_P
IFPB_TXD4_N
IFPB_TXD5_P
IFPB_TXD5_N
IFPB_TXD6_P
IFPB_TXD6_N
IFPB_TXD7_P
IFPB_TXD7_N

J29
H29
L29
K29
L30
K30
N30
M30

MCP79_TZOUT0+
MCP79_TZOUT0MCP79_TZOUT1+
MCP79_TZOUT1MCP79_TZOUT2+
MCP79_TZOUT2-

DDC_CLK2/GPIO_23
DDC_DATA2/GPIO_24

C30
B30

DDC_CLK3
DDC_DATA3

D31
E31

19
19
19
19
19
19

+3VS

19
19
19
19
19
19

1
2
10K_0402_5%

LAN

4.7U_0603_6.3V6K

RGMII_RXD3

R449
2.7K_0402_5%

R450
2.7K_0402_5%
1

R117

+V_DUAL_RMGT1
+V_DUAL_RMGT2

U23
V23

2 R358
1
150_0402_1%

RGMII_RXD2

RGMII_RXD0
RGMII_RXD1
RGMII_RXD2
RGMII_RXD3
RGMII_RXC/MII_RXCLK
RGMII_RXCTL/MII_RXDV

C31

2 R359
1
150_0402_1%

RGMII_RXD1

L8

C59

28

C23
B23
E24
A24
A23
C22

RGMII_RXD0

264 mA

10K_0402_5%
10K_0402_5%
10K_0402_5%
10K_0402_5%
10K_0402_5%
10K_0402_5%

C162

2
2
2
2
2
2

R116

MBK1608121YZF_0603

+1.1V_SB
D

1
1
1
1
1
1

2 R360
1
150_0402_1%

R337
R345
R347
R346
R340
R339

J24
K24

0.1U_0402_16V4Z

C164
+3.3V_DUAL_RMGT1
+3.3V_DUAL_RMGT2

0.1U_0402_16V4Z

U30F

4.7U_0603_6.3V6K

+1.1V_SB

264 mA

SCL_LCD_MCP 19
SDA_LCD_MCP 19
SCL_HDMI_MCP 21
SDA_HDMI_MCP 21
B

IFPAB_RSET
IFPAB_VPROBE

E32
G31R350
C185

1
1

2
2@ 1K_0402_1%
@ 0.1U_0402_16V4Z

MCP79-SLI_PBGA1437

Compal Secret Data

Security Classification
Issued Date

2007/10/25

Deciphered Date

2008/10/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Wednesday, December 10, 2008


1

Sheet

11

of

47

RP2
+3VS

1
2
3
4

PCI_REQ#4
PCI_REQ#2
PCI_REQ#0
PCI_FRAME#

8
7
6
5

8.2K_1206_8P4R_5%
RP3
PCI_TRDY#
PCI_STOP#
PCI_SERR#
PCI_REQ#3

RP1
1
2
3
4

PCI_REQ#1
PCI_IRDY#
PCI_PERR#
PCI_DEVSEL#

8
7
6
5

8.2K_1206_8P4R_5%

8.2K_1206_8P4R_5%
4
5 PCI_PIRQE#
3
6 PCI_PIRQF#
2
7 PCI_PIRQG#
1
8 PCI_PIRQH#

+3VS

RP4

T2
V9
T3
U9
T4
AC3
AE10
AC4
AE11
AB3
AC6
AB2
AC7
AC8
AA2
AC9
AC10
AC11
AA1
AA5
Y5
W3
W6
W4
W7
V3
W8
V2
W9
U3
W11
U2
U5
U1
U6
T5
U7

PCI_TRDY#

LPC_DRQ0#
SERIRQ

LPC_DRQ0#

PCI_AD0
PCI_AD1
PCI_AD2
PCI_AD3
PCI_AD4
PCI_AD5
PCI_AD6
PCI_AD7
PCI_AD8
PCI_AD9
PCI_AD10
PCI_AD11
PCI_AD12
PCI_AD13
PCI_AD14
PCI_AD15
PCI_AD16
PCI_AD17
PCI_AD18
PCI_AD19
PCI_AD20
PCI_AD21
PCI_AD22
PCI_AD23
PCI_AD24
PCI_AD25
PCI_AD26
PCI_AD27
PCI_AD28
PCI_AD29
PCI_AD30
PCI_AD31

P2
N3
N2
N1

PCI_INTW#
PCI_INTX#
PCI_INTY#
PCI_INTZ#

Y3

PCI_TRDY#

AD11
28
28

PCI_REQ0#
PCI_REQ1/FANRPM2#
PCI_REQ2#/GPIO_40/RS232_DSR#
PCI_REQ3#/GPIO_38/RS232_CTS#
PCI_REQ4#/GPIO_52/RS232_SIN#

AE2
AE1
AE6

PCI_GNT0#
PCI_GNT1/FANCTL2#
PCI_GNT2#/GPIO_41/RS232_DTR#
PCI_GNT3#/GPIO_39/RS232_RTS#
PCI_GNT4#/GPIO_53/RS232_SOUT#

R3
U10
R4
U11
P3

PCI_CBE0#
PCI_CBE1#
PCI_CBE2#
PCI_CBE3#

AA3
AA6
AA11
W10

PCI_DEVSEL#
PCI_FRAME#
PCI_IRDY#
PCI_PAR
PCI_PERR#/GPIO_43/RS232_DCD#
PCI_SERR#
PCI_STOP#

AA9
Y4
AA10
Y1
AB9
AA7
Y2

PCI_DEVSEL#
PCI_FRAME#
PCI_IRDY#

T1

PCI_PME#

PCI

PCI_PME/GPIO_30#
PCI_RESET0#
PCI_RESET1#

PCI_PME# HAS INTERNAL PULLUP

PCI_CLK0
PCI_CLK1
PCI_CLK2

R6
R7
R8

PCI_CLK2

PCI_CLKIN

R9

PCI_CLKIN

LPC_FRAME#
LPC_PWRDWN#/GPIO_54/EXT_NMI#

AD4
AE12

LPC_RESET0#

AE5

LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3

AD3
AD2
AD1
AD5

LPC_CLK0

AE9

LPC

LPC_DRQ1/GPIO_19#
LPC_DRQ0#
LPC_SERIRQ

GND98
GND99
GND100
GND101
GND102
GND103
GND104
GND105
GND106
GND107
GND108
GND109
GND110
GND111
GND112
GND113
GND114
GND115
GND116
GND117
GND118
GND119
GND120
GND121
GND122
GND123
GND124
GND125
GND126
GND127
GND128
GND129
GND130

GND

R_LPC_FRAME#
R304 1
R_LPC_AD0
R_LPC_AD1
R_LPC_AD2
R_LPC_AD3

R310
R305
R309
R312

1
1
1
1

1
R23
1

1 R306
2
22_0402_5%

2
33_0402_5%

LPC_CLK0_R

Y26
Y27
AB18
H34
AB20
AB21
AB23
AB24
AB25
AB26
AB27
AB28
AB34
AB37
AB4
AB40
AC22
AC36
AC40
AB33
AC5
AD16
AD17
AD18
AD19
AD20
AD24
AD25
AD26
AD27
AD28
AD33
AD34

1 R65
2
22_0402_5%
C74

PCI_CLKRUN/GPIO_42#

GND65
GND66
GND67
GND68
GND69
GND70
GND71
GND72
GND73
GND74
GND75
GND76
GND77
GND78
GND79
GND80
GND81
GND82
GND83
GND84
GND85
GND86
GND87
GND88
GND89
GND90
GND91
GND92
GND93
GND94
GND95
GND96
GND97

1 R307
2
A01@
8.2K_0402_5%

R10
R11

C40
U24
U26
U39
U4
U8
V16
V17
V18
V20
V22
V24
V26
V27
V28
V33
V37
V4
V40
V7
W20
W22
W24
W36
W40
W43
Y16
Y17
Y18
Y19
Y20
Y22
Y24
Y25

+3V_SB

PCI_PERR#
PCI_SERR#
PCI_STOP#

LPC_FRAME#

LPC_FRAME# 28

PLT_RST# 28
1

PCI_REQ#0
PCI_REQ#1
PCI_REQ#2
PCI_REQ#3
PCI_REQ#4

8.2K_1206_8P4R_5%

+3VS

U30G

2
2
2
2

22_0402_5%
22_0402_5%
22_0402_5%
22_0402_5%

LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3

LPC_CLK0
2
22_0402_5%

R311
10K_0402_5%

28
28
28
28

8
7
6
5

10P_0402_50V8J

1
2
3
4

LPC_CLK0 28

10P_0402_50V8J

+3VS
D

MCP79-SLI_PBGA1437

Compal Secret Data

Security Classification
Issued Date

2007/10/25

2008/10/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Sheet

Wednesday, December 10, 2008


1

12

of

47

U30H

SATA_A0_TX_P
SATA_A0_TX_N

USB0_P
USB0_N

C29
D29

USB20_P0 27
USB20_N0 27

AJ5
AJ4

SATA_A0_RX_N
SATA_A0_RX_P

USB1_P
USB1_N

C28
D28

USB20_P1 26
USB20_N1 26

USB2_P
USB2_N

A28
B28

USB20_P2 27
USB20_N2 27

USB3_P
USB3_N

F29
G29

USB20_P3 26
USB20_N3 26

USB/B CONN.

USB4_P
USB4_N

K27
L27

USB20_P4 26
USB20_N4 26

minicard

USB5_P
USB5_N

J26
J27

USB6_P
USB6_N

F27
G27

USB20_P6 26
USB20_N6 26

Finger Printer CONN

USB7_P
USB7_N

D27
E27

USB20_P7 26
USB20_N7 26

USB8_P
USB8_N

K25
L25

USB20_P8 19
USB20_N8 19

Camera

USB9_P
USB9_N

H25
J25

USB20_P9 27
USB20_N9 27

NEW CARD

SATA_A1_TX_P
SATA_A1_TX_N

ODD

22 SATA_STX_R_DRX_P2
22 SATA_STX_R_DRX_N2
22 SATA_DTX_C_SRX_N2
22 SATA_DTX_C_SRX_P2

SATA_A1_RX_N
SATA_A1_RX_P

AK2
AJ3

SATA_B0_TX_P
SATA_B0_TX_N

AJ2
AJ1

SATA_B0_RX_N
SATA_B0_RX_P

SATA
C

USB

AM4
AL3

SATA_B1_TX_P
SATA_B1_TX_N

USB10_P
USB10_N

F25
G25

AL4
AK3

SATA_B1_RX_N
SATA_B1_RX_P

USB11_P
USB11_N

K23
L23

AN1
AM1

SATA_C0_TX_P
SATA_C0_TX_N

AM2
AM3

SATA_C0_RX_N
SATA_C0_RX_P

2
L10
MBK1608121YZF_0603

L21
K21
J21
H21

+V_PLL_USB

L28

18 mA

+V_PLL_USB

200 mA

2
C219
1

R55
0_0603_1%

+3.3V_DUAL_USB

C99
0.1U_0402_16V7K

C100

SATA_TERMP

A27

+V_PLL_SATA

AF19
AG16
AG17
AG19

+DVDD0_SATA1
+DVDD0_SATA2
+DVDD0_SATA3
+DVDD0_SATA4

AH17
AH19

+DVDD1_SATA1
+DVDD1_SATA2

AJ12
AN11
AK12
AK13
AL12
AM11
AM12
AN12
AL13

+AVDD0_SATA1
+AVDD0_SATA2
+AVDD0_SATA3
+AVDD0_SATA4
+AVDD0_SATA5
+AVDD0_SATA6
+AVDD0_SATA7
+AVDD0_SATA8
+AVDD0_SATA9

AN14
AL14
AM13
AM14

+AVDD1_SATA1
+AVDD1_SATA2
+AVDD1_SATA3
+AVDD1_SATA4

AE3

SATA_TERMP

AD35
AD37
AD38
AE22
AE24
AE39
AE4
AD6
AF16
AF17
AF18
AF20
AF22
AF26
AF27
AF28
AF33
AF34
AF37
AF40
AG18
AG20
AG22
AG26
AG36
AG40
AH18
AH20
AH22
AH24

R344
806_0402_1%

C163

C87

C186

C218

4.7U_0603_6.3V6K

AE16

MCP79-SLI_PBGA1437

C63

4.7U_0603_6.3V6K

10U_0805_10V4Z

+AVDD_SATA

GND131
GND132
GND133
GND134
GND135
GND136
GND137
GND138
GND139
GND140
GND141
GND142
GND143
GND144
GND145
GND146
GND147
GND148
GND149
GND150
GND151
GND152
GND153
GND154
GND155
GND156
GND157
GND158
GND159
GND160

SATA_LED#

0.1U_0402_16V7K

C152

MBK1608121YZF_0603

G26
H27
J28
K28

L21
MBK1608121YZF_0603

L11

0.1U_0402_16V7K

C133

+3.3V_DUAL_USB1
+3.3V_DUAL_USB2
+3.3V_DUAL_USB3
+3.3V_DUAL_USB4
USB_RBIAS_GND

E12

SATA_LED#

+DVDD_SATA

C62

SATA_C1_RX_N
SATA_C1_RX_P

+3VS

PM_EXTTS#0_1 17,18

29

+1.1VS

136 mA

AN3
AN2

+3V_SB

USB_OC0# 27
USB_OC1# 26

USB_OCP
PM_EXTTS#0_1

10K_0402_5%

0.1U_0402_16V7K

53 mA

R319

WLAN

2
USB_OC0/GPIO_25#
USB_OC1/GPIO_26#
USB_OC2/GPIO_27/MGPIO#
USB_OC3/GPIO_28/MGPIO#

SATA_C1_TX_P
SATA_C1_TX_N

R22
0_0603_1%
B

AP3
AP2

+3VS
C177

4.7U_0603_6.3V6K

+V_PLL_SATA
2

0.1U_0402_16V7K

1
+1.1VS

C61

4.7U_0603_6.3V6K

2.2U_0402_6.3VM

1
C131

1U_0402_6.3V4Z

2
C39

2 22K_0402_5%

+3V_SB

81 mA

Bluetooth

USB20_P11 26
USB20_N11 26
R98

+1.1VS

USB/B CONN.

AJ9
AK9

USB CONN. 1

4.7U_0603_6.3V6K

AJ11
AJ10

0.1U_0402_16V7K

22 SATA_DTX_C_SRX_N0
22 SATA_DTX_C_SRX_P0

AJ7
AJ6

2.2U_0402_6.3VM

Main HDD

22 SATA_STX_R_DRX_P0
22 SATA_STX_R_DRX_N0

R308

2.49K_0402_1%
A

Compal Secret Data

Security Classification
Issued Date

2007/10/25

Deciphered Date

2008/10/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Wednesday, December 10, 2008


1

Sheet

13

of

47

+3VS

+3VS

@ R20
10K_0402_5%

U4

For Audio code use


HDA_BITCLK

@ ASM3P623S00BF-08TR_TSSOP8

R57

+3V_SB
R43
@ 10K_0402_5%

HDA_SDOUT

HDA_SDATA_IN2/GPIO_3/PS2_KB_DATA

R325

HDA_RESET#

K15

HDA_RESET#

HDA_SYNC
HDA_DOCK_EN/GPIO_4/PS2_MS_CLK#
HDA_DOCK_RST/GPIO_5/PS2_MS_DATA#

L15
K17
L17

HDA_SYNC

R76

C90

M22

CPU_DPRSLPVR

C16
D16

PWRBTN#
RSTBTN#

C20

RTC_RST#

D20
E20

PWRGD_SB
PS_PWRGD

+3V_SB

R326 2 A01@

PBTN_OUT#
R338

10K_0402_5%

RTC_RST#

1
2
49.9K_0402_1%

FANRPM0/GPIO_60
FANCTL0/GPIO_61
FANRPM1/GPIO_63
FANCTL1/GPIO_62

B12
A12
D12
C12

28 EC_RSMRST#
1
R333

30 MCP_PWRGD
2
10K_0402_5%

1
R461

@
2
0_0603_5%

CPUVDD_EN

D17

28,44

close to RAM door


R100 2 A01@

+3V_SB

C467
1
2

R97

1U_0402_6.3V4Z

2 A01@ 1
R77 2
R101 2

VGATE
10K_0402_5%
T2
PAD
10K_0402_5%
110K_0402_5%
110K_0402_5%

C17

CPU_VLD

E19
F19
J19
J18
G19

JTAG_TDI
JTAG_TDO
JTAG_TMS
JTAG_TRST#
JTAG_TCK

SPI_CS0/GPIO_10
SPI_CLK/GPIO_11
SPI_DI/GPIO_8
SPI_DO/GPIO_9

C14
D13
C15
B14

R135
@

C451
30P_0402_50V8J

XTALIN_RTC

1
C452
2

A16
B16

XTALIN
XTALOUT

A19
B19

XTALIN_RTC
XTALOUT_RTC

32.768KHZ_12.5P_MC-306
2 NC
IN 1
3

NC

OUT
1

EC_LID_OUT# 28

ACIN

R331 2
1
10K_0402_5%

EC

R58

BUF_SIO_CLK

AE7

TEST_MODE_EN
PKG_TEST

K22
L22

R113
1K_0402_1%

1
R166
@
2
2

SPKR

BUF_SIO_CLK select

20

CRT_DET#

R169

CRT_DET
D

R475
CRT_DET_R 1
2
0_0402_5%

LPC
PCI
SPI (SPI_CS0)
SPI (SPI_CS1)

00:
01:
10:
11:

describe

Q45
2N7002_SOT23

2
G

C229
2 0.1U_0402_16V4Z

U13
8
7
6
5

SMB_CLK0
SMB_DATA0

R464
100K_0402_5%

HDA_SYNC

+3V_SB

+3V_SB

BIOS select from

CLK_14M_DBG 28

A20GATE,KBRDRSTIN*, RI* & EXTSMI*


HAVE INTERNAL PULLUPS

LPC_FRAME# (LSB)

D13
PJDLC05_SOT23

XTAOUT_RTC

HDA_SDATA_OUT (MSB)

28,29,34,35,38

18P_0402_50V8J
C464

siganl

2
+3V_SB

R329
R324
332K_0402_1%
@

VR_ON 28,44

+1.05V POWER

SUS_CLK_R

MCP79-SLI_PBGA1437

X4
2

SMB_CLK0 26,27
SMB_DATA0 26,27
SMB_CLK1 17,18
SMB_DATA1 17,18

25MHZ_20P
30P_0402_50V8J

C465
18P_0402_50V8J
2
1

R94

X3
1

B18

R93

SMB_ALERT#

@ R320

SUS_CLK/GPIO_34

R112
@

+3V_SB
RB751V_SOD323 2
1
R317
D28
+3VS
10K_0402_5%
2 R323
1VR_ON
0_0402_5%
ENABLE
R_ACIN 2
1
RB751V_SOD323
D24

XTALIN
XTALOUT

L19
K19
G21
F21
M23

R114
@

10K_0402_5%

28

+RTCVCC

MISC

R96

VCC
WP
SCL
SDA

A0
A1
A2
GND

1
2
3
4

AT24C16AN-10SI-2.7_SO8
10K_0402_5%

44 PM_DPRSLPVR

MCP_SPKR 31

HD Audio Codec

SMB_CLK0
SMB_DATA0
SMB_CLK1/MSMB_CLK
SMB_DATA1/MSMB_DATA
SMB_ALERT/GPIO_64#

R73
MCP_SPKR

C13

MCP_SPKR

+3V_SB

R315
C
10K_0402_5%

R316
10K_0402_5%
1

SPKR

+3VS

+3V_SB

CRT_DET_R
2
1
R111
10K_0402_5%
A01@
R99
0_0402_5%
1
2
R322 2 A01@ 1
10K_0402_5%

2 RB751V_SOD323
@
+3V_SB

MCP_CORE_VID0 41
MCP_CORE_VID1 41
MCP_CORE_VID2 41

+3VS

LID_SW#1

LID_SW#

30

LID#
LLB#

L20
M20
M21

+3V_SB

INTRUDER#

MCP_VID0/GPIO_13
MCP_VID1/GPIO_14
MCP_VID2/GPIO_15

D14
28,29

HDA_SYNC_MDC

R70

2.2K_0402_5%

B20
M25
M24

B11
C11

R81

A20GATE
KBRDRSTIN#
SIO_PME#
EXT_SMI/GPIO_32#

THERM_DIODE_P
THERM_DIODE_N

R80

2.7K_0402_5%

INTRUDER#

GPIO_12/SUS_STAT/ACCLMTR_EXT_TRIG#

1
MDC@ 0_0402_5%

@
C120
10P_0402_50V8J

110K_0402_5%

L26

22K_0402_5%

R327 2 A01@
2
49.9K_0402_1%

1
R335

K13
L13
C19
C18

R62

+3V_SB
+RTCVCC

GPIO_1/PWRDN_OK/SPI_CS1

CR_PE#

HDA_RST_MDC# 30

R63

PM_SLP_S5# 28

23

28
EC_GA20
D11
28 EC_KBRST#
2 RB751V_SOD323

+3V_SB

PM_SLP_S3# 28

1
L24

CR_WAKE#

1
10K_0402_5%

G17
J17
H17

22K_0402_5%

23

1
A01@ 10K_0402_5%

EC_SCI#
EC_SMI#

SLP_S3#
SLP_RMGT#
SLP_S5#

1.8K_0402_5%

28
28

R332

C150

+V_PLL_NV_H
+V_PLL_XREF_XS
+V_PLL_SP_SPREF

+3V_SB

AE18
T27
AE17

2
2.2U_0402_6.3VM

C32

2.2U_0402_6.3VM

2.2U_0402_6.3VM

C33

1.8K_0402_5%

92 mA
2

HDA_BITCLK_MDC 30

2
1
R61 MDC@
0_0402_5%

MBK1608121YZF_0603
+V_PLL_NV

HDA_SDOUT_MDC 30

0_0402_5%

10K_0402_5%

+1.1VS_V_VPLL

31

10K_0402_5%

HDA_PULLDN_COMP

31

HDA_SDOUT_AUDIO

0_0402_5%

0_0402_5%

22K_0402_5%

A15

2
R328 MDC@

2.7K_0402_5%

49.9_0402_1%

R71

C1181
@

R321

+1.1VS

HDA_RST_AUDIO#

0_0402_5%

31
31

HDA

+3V_SB

EMI_HD_IN2
1
0_0402_5%

HDA_SYNC_AUDIO

0_0402_5%

E15

HDA_BITCLK

2 MDC@ 1

R72
HDA_BITCLK
C4531
@

HDA_BITCLK_AUDIO

0_0402_5%

F15

2.2K_0402_5%

HDA_SDATA_OUT

HDA_SDATA_IN1/GPIO_2/PS2_KB_CLK

J16
K16

30 HDA_SDIN1

+V_DUAL_HDA1
+V_DUAL_HDA2

HDA_SDATA_IN0

J14

4.7U_0603_6.3V6K

G15

10P_0402_50V8J

31 HDA_SDIN0

C117

U30I

J15

0.1U_0402_16V7K

C121

R79
HDA_RESET#
R75
HDA_SDOUT
R95

7 mA

L4

HDA_SYNC

22K_0402_5%

SS

GND

NC

R44
@ 10K_0402_5%

SSON

EMI_HD_IN

10P_0402_50V8J

C26
@ 0.1U_0402_16V4Z
2

NC

CLKIN

2.7K_0402_5%

CLKOUT

10K_0402_5%

VDD

10P_0402_50V8J

10K_0402_5%

HDA_BITCLK

0: 14.318Mhz
1: 24Mhz

Boot mode select 0: User Mode Boot


1: Safe Mode Boot
00: 31 MHz

GPIO_9/ SPI_DO (MSB)


GPIO_11/SPI_CLK (LSB)

SPI CLK
frequency select

Compal Secret Data

Security Classification

01: 42 MHz
10: 25 MHz
11: 1 MHz

Issued Date

2007/10/25

2008/10/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Sheet

Wednesday, December 10, 2008


1

14

of

47

+0.88VS ~ +1.2VS

RTC Battery

+RTCBATT

R222
1K_0402_1%

D20
BAS40-04_SOT23-3

+CHGRTC

1
C319
4.7U_0805_10V4Z

3 mA

+RTCVCC

A20

C318
0.1U_0402_16V4Z

+3.3V_DUAL1
+3.3V_DUAL2
+3.3V_DUAL3
+3.3V_DUAL4

G18
H19
J20
K20

10U_0805_10V4Z

+3VS

R30
0_0603_1%

368 mA
C75

C96

C95

C76

+1.1V_SB

C129
4.7U_0603_6.3V6K

R102
0_0402_5%

1
+VDD_AUXC

+3.3V_DUAL

139 mA

2
C146
1

+3V_SB

R42

33 mA

C73

4.7U_0603_6.3V6K

C143

2
0_0402_5%

C144

Compal Secret Data

Security Classification
2007/10/25

2008/10/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4

1
C231

+VBAT

Issued Date

C193

+1.05VS

C147

T21
U21
V21

C191

BR1

AD10
AE8
AB10
AD9
Y10
AB11
AA8
Y9

+VDD_AUXC1
+VDD_AUXC2
+VDD_AUXC3

C210

4.7U_0603_6.3V6K

1U_0402_6.3V4Z

C222

1U_0402_6.3V4Z

2 62_0402_5%

C221

0.1U_0402_16V7K

0.1U_0402_16V7K

0.1U_0402_16V7K

0.1U_0402_16V7K

0.1U_0402_16V7K

R148 1

2
+3.3V_1
+3.3V_2
+3.3V_3
+3.3V_4
+3.3V_5
+3.3V_6
+3.3V_7
+3.3V_8

C209

MCP79-SLI_PBGA1437
2

0.1U_0402_16V7K

AG32

+RTCVCC

+VTT_CPUCLK

POWER

0.1U_0402_16V7K

0.1U_0402_16V7K

C65

C211

C212

0.1U_0402_16V7K

1U_0402_6.3V4Z
0.1U_0402_16V7K

1U_0402_6.3V4Z
1

C132

+1.05VS
2

0.1U_0402_16V7K

C174

R32
AC32
E40
J36
N32
T32
U32
V32
W32
P31
AF32
AE32
AH32
AJ32
AK31
AK32
AD32
AL31
AL32
B41
B42
C40
C41
C42
D39
D40
D41
E38
E39
F37
F38
F39
G36
G37
G38
H35
H37
J34
J35
K33
K34
K35
L32
L33
L34
M31
M32
M33
N31
P32
Y32
AA32
AB32

0.1U_0402_16V7K

C151

C171

+VTT_CPU1
+VTT_CPU2
+VTT_CPU3
+VTT_CPU4
+VTT_CPU5
+VTT_CPU6
+VTT_CPU7
+VTT_CPU8
+VTT_CPU9
+VTT_CPU10
+VTT_CPU11
+VTT_CPU12
+VTT_CPU13
+VTT_CPU14
+VTT_CPU15
+VTT_CPU16
+VTT_CPU17
+VTT_CPU18
+VTT_CPU19
+VTT_CPU20
+VTT_CPU21
+VTT_CPU22
+VTT_CPU23
+VTT_CPU24
+VTT_CPU25
+VTT_CPU26
+VTT_CPU27
+VTT_CPU28
+VTT_CPU29
+VTT_CPU30
+VTT_CPU31
+VTT_CPU32
+VTT_CPU33
+VTT_CPU34
+VTT_CPU35
+VTT_CPU36
+VTT_CPU37
+VTT_CPU38
+VTT_CPU39
+VTT_CPU40
+VTT_CPU41
+VTT_CPU42
+VTT_CPU43
+VTT_CPU44
+VTT_CPU45
+VTT_CPU46
+VTT_CPU47
+VTT_CPU48
+VTT_CPU49
+VTT_CPU50
+VTT_CPU51
+VTT_CPU52
+VTT_CPU53

1.25A

0.1U_0402_16V7K

+VDD_CORE1
+VDD_CORE2
+VDD_CORE3
+VDD_CORE4
+VDD_CORE5
+VDD_CORE6
+VDD_CORE7
+VDD_CORE8
+VDD_CORE9
+VDD_CORE10
+VDD_CORE11
+VDD_CORE12
+VDD_CORE13
+VDD_CORE14
+VDD_CORE15
+VDD_CORE16
+VDD_CORE17
+VDD_CORE18
+VDD_CORE19
+VDD_CORE20
+VDD_CORE21
+VDD_CORE22
+VDD_CORE23
+VDD_CORE24
+VDD_CORE25
+VDD_CORE26
+VDD_CORE27
+VDD_CORE28
+VDD_CORE29
+VDD_CORE30
+VDD_CORE31
+VDD_CORE32
+VDD_CORE33
+VDD_CORE34
+VDD_CORE35
+VDD_CORE36
+VDD_CORE37
+VDD_CORE38
+VDD_CORE39
+VDD_CORE40
+VDD_CORE41
+VDD_CORE42
+VDD_CORE43
+VDD_CORE44
+VDD_CORE45
+VDD_CORE46
+VDD_CORE47
+VDD_CORE48
+VDD_CORE49
+VDD_CORE50
+VDD_CORE51
+VDD_CORE52
+VDD_CORE53
+VDD_CORE54
+VDD_CORE55
+VDD_CORE56
+VDD_CORE57
+VDD_CORE58
+VDD_CORE59
+VDD_CORE60
+VDD_CORE61
+VDD_CORE62
+VDD_CORE63
+VDD_CORE64
+VDD_CORE65
+VDD_CORE66
+VDD_CORE67
+VDD_CORE68
+VDD_CORE69
+VDD_CORE70
+VDD_CORE71
+VDD_CORE72
+VDD_CORE73
+VDD_CORE74
+VDD_CORE75
+VDD_CORE76
+VDD_CORE77
+VDD_CORE78
+VDD_CORE79
+VDD_CORE80
+VDD_CORE81

0.1U_0402_16V7K

C176

C127

AA25
AC23
U25
AH12
AG10
AG5
Y21
Y23
AA16
AA26
AA27
AA28
AC16
AC17
AC18
AC19
AC20
AC21
AA17
AC24
AC25
AC26
AC27
AC28
AD21
AD23
W27
V25
AA18
AE19
AE21
AE23
AE25
AE26
AE27
AE28
AF10
AF11
AA19
AF2
AF21
AF23
AF25
AF3
AF4
AF7
AH23
AF9
AA20
AG11
AG12
AG21
AG23
AG25
AG3
AG4
AA21
AG6
AG7
AG8
AG9
AH1
AH10
AH11
W26
AH2
AA23
W28
AH25
AH21
AH3
AH4
AH5
AH6
AH7
AH9
AA24
W21
W23
W25
AF12

C192

0.1U_0402_16V7K

C170

C98

0.1U_0402_16V7K

C194

C173

80mil

0.1U_0402_16V7K

C169

C172

0.1U_0402_16V7K

4.7U_0603_6.3V6K

4.7U_0603_6.3V6K
2

C97

0.1U_0402_16V7K

0.22U_0402_6.3V6K

330U_D2E_2.5VM_R9

0.22U_0402_6.3V6K

U30J

11.6 A

0.1U_0402_16V7K

C175
0.1U_0402_16V7K

2
C

C18

C168

+
2

0.1U_0402_16V7K

C190

0.1U_0402_16V7K

0.1U_0402_16V7K

C64

0.1U_0402_16V7K

1
C195

10U_0805_10V4Z

0.1U_0402_16V7K

1
C41

1U_0402_6.3V4Z

1
C149

0.1U_0402_16V7K

1
C130

0.1U_0402_16V7K

1
C148
0.22U_0402_6.3V6K

+MCP79_CORE

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Sheet

Wednesday, December 10, 2008


1

15

of

47

U30K
D

AH26
AH33
AH34
AH37
AH38
AJ39
AJ8
AK10
AK33
AK34
AK37
AK4
AK40
AL36
AL40
AL5
AM10
AM16
AM18
AM20
AM22
AM24
AM26
AM30
AM34
AM35
AM37
AM38
AM5
AM6
AM7
AM9
AP26
AN28
AN30
AN39
AN4
Y7
AP10
AU26
AP14
AU14
AP28
AP32
AP34
AP36
AP37
AP4
AP40
AP7
AW23
AR28
AR32
AR40
AT10
AR12
AT13
AT29
AT33
AT6
AT7
AT9
AY21
AY22
L12
AU12
AU28
AP33
AU32
AR30
AU36
AU38
AU4
G28
F20
AV28
AV32
AV36
AV4
AV7
AW11
G20
AR43
AW43
AY10
AV12
AY30
AY33
AY34
AY37
AY38
AY41

GND161
GND162
GND163
GND164
GND165
GND166
GND167
GND168
GND169
GND170
GND171
GND172
GND173
GND174
GND175
GND176
GND177
GND178
GND179
GND180
GND181
GND182
GND183
GND184
GND185
GND186
GND187
GND188
GND189
GND190
GND191
GND192
GND193
GND194
GND195
GND196
GND197
GND198
GND199
GND200
GND201
GND202
GND203
GND204
GND205
GND206
GND207
GND208
GND209
GND210
GND211
GND212
GND213
GND214
GND215
GND216
GND217
GND218
GND219
GND220
GND221
GND222
GND223
GND224
GND225
GND226
GND227
GND228
GND229
GND230
GND231
GND232
GND233
GND234
GND235
GND236
GND237
GND238
GND239
GND240
GND241
GND242
GND243
GND244
GND245
GND246
GND247
GND248
GND249
GND250
GND251
GND252

GND

GND253
GND254
GND255
GND256
GND257
GND258
GND259
GND260
GND261
GND262
GND263
GND264
GND265
GND266
GND267
GND268
GND269
GND270
GND271
GND272
GND273
GND274
GND275
GND276
GND277
GND278
GND279
GND280
GND281
GND282
GND283
GND284
GND285
GND286
GND287
GND288
GND289
GND290
GND291
GND292
GND293
GND294
GND295
GND296
GND297
GND298
GND299
GND300
GND301
GND302
GND303
GND304
GND305
GND306
GND307
GND308
GND309
GND310
GND311
GND312
GND313
GND314
GND315
GND316
GND317
GND318
GND319
GND320
GND321
GND322
GND323
GND324
GND325
GND326
GND327
GND328
GND329
GND330
GND331
GND332
GND333
GND334
GND335
GND336
GND337
GND338
GND339
GND340
GND341
GND342
GND343

AV40
BA1
BA4
AW31
AY6
L35
BC33
BC37
BC41
AY14
BC5
C2
D10
D14
D15
D18
D19
D22
D23
D26
D30
D37
D6
E13
E17
E21
E25
E29
E33
F12
F16
F32
F8
G10
G12
G14
G16
BC12
G22
G24
AW20
G34
G4
G43
G6
G8
H11
H15
AW35
H23
AN8
G40
J12
J8
K10
K12
K18
K26
K37
K4
K40
K8
AU1
L40
L43
L5
M10
M34
M35
M37
Y28
Y33
Y34
Y35
Y37
Y38
AB17
AB16
AN26
AD7
M11
AA4
AB19
AY13
P11
Y6
T11
V11
Y11
AH16
T22

MCP79-SLI_PBGA1437
A

Compal Secret Data

Security Classification
Issued Date

2007/10/25

2008/10/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Sheet

Wednesday, December 10, 2008


1

16

of

47

+1.5V

+1.5V

+V_DDR3_DIMM_REF
8 DDR_A_DQS#[0..7]

JDDR1

DDR_A_D16
DDR_A_D17

Layout Note:
Place near JDDR1

DDR_A_DQS#2
DDR_A_DQS2
DDR_A_D18
DDR_A_D19

Layout Note: Place these 4 Caps near Command


and Control signals of DIMMA

DDR_A_D24
DDR_A_D25

+1.5V

C213
330U_D2E_2.5VM_R9
DDR_CKE0_DIMMA

8 DDR_CKE0_DIMMA

DDR_A_BS2
DDR_A_MA12
DDR_A_MA9
DDR_A_MA8
DDR_A_MA5

Layout Note:
Place near JDDR1 pin203\204

DDR_A_MA3
DDR_A_MA1
8
8

M_CLK_DDR0
M_CLK_DDR#0

M_CLK_DDR0
M_CLK_DDR#0

+0.75VS

DDR_A_MA10
DDR_A_BS0

8 DDR_A_BS0

C77

C101

DDR_A_WE#
DDR_A_CAS#

8 DDR_A_WE#
8 DDR_A_CAS#

10U_0805_6.3V6M

1U_0603_10V4Z
C104

1U_0603_10V4Z
C105

1U_0603_10V4Z
C102

1U_0603_10V4Z

2
1

CKE0
VDD1
NC1
BA2
VDD3
A12/BC#
A9
VDD5
A8
A5
VDD7
A3
A1
VDD9
CK0
CK0#
VDD11
A10/AP
BA0
VDD13
WE#
CAS#
VDD15
A13
S1#
VDD17
NCTEST
VSS27
DQ32
DQ33
VSS29
DQS#4
DQS4
VSS32
DQ34
DQ35
VSS34
DQ40
DQ41
VSS36
DM5
VSS37
DQ42
DQ43
VSS39
DQ48
DQ49
VSS41
DQS#6
DQS6
VSS44
DQ50
DQ51
VSS46
DQ56
DQ57
VSS48
DM7
VSS49
DQ58
DQ59
VSS51
SA0
VDDSPD
SA1
VTT1

R218
4.7K_0402_5%
R220
15.4K_0402_1%

DDR_A_D28
DDR_A_D29
DDR_A_DQS#3
DDR_A_DQS3

R219
15.4K_0402_1%

DDR_A_D27
DDR_A_D26

DDR_A_MA13
DDR_CS1_DIMMA#

8 DDR_CS1_DIMMA#

DDR_A_D32
DDR_A_D33

Q21
MMBT3904_SOT23

2
B

Q20
2N7002_SOT23

DDR_A_D42
DDR_A_D43
DDR_A_D48
DDR_A_D49
DDR_A_DQS#6
DDR_A_DQS6
DDR_A_D51
DDR_A_D50
DDR_A_D56
DDR_A_D57
DDR_A_DM7
DDR_A_D58
DDR_A_D59
1 R66
2
10K_0402_5%

R83
10K_0402_5%
2
1

C103

1
C138

0.1U_0402_16V4Z

2.2U_0603_6.3V6K

+3VS

205

G1

G2

206

DDR_CKE1_DIMMA

DDR_A_MA11
DDR_A_MA7
DDR_A_MA6
DDR_A_MA4
DDR_A_MA2
DDR_A_MA0
M_CLK_DDR1
M_CLK_DDR#1

M_CLK_DDR1 8
M_CLK_DDR#1 8

DDR_A_BS1
DDR_A_RAS#

DDR_A_BS1 8
DDR_A_RAS# 8

DDR_CS0_DIMMA#
M_ODT0

DDR_CS0_DIMMA#
M_ODT0 8

M_ODT1

M_ODT1
R158
1

DDR_VREF_CA_DIMMA

8
+V_DDR3_DIMM_REF

0_0402_5%

DDR_A_D36
DDR_A_D37
DDR_A_DM4
DDR_A_D38
DDR_A_D39
DDR_A_D44
DDR_A_D45

DDR_A_D52
DDR_A_D53
DDR_A_DM6

+3VS

+3VALW

DDR_A_D54
DDR_A_D55
DDR_A_D60
DDR_A_D61

R67

DDR_A_DQS#7
DDR_A_DQS7

DDR_A_D62
DDR_A_D63

R330

PM_EXTTS#0_1

PM_EXTTS#0_1 13,18
SMB_DATA1 14,18
SMB_CLK1 14,18

+0.75VS

DDR3 SO-DIMM A
REVERSE

conn@

Compal Secret Data

Security Classification

DDR_A_D46
DDR_A_D47

2007/10/25

Deciphered Date

2008/10/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4

DDR_A_DQS#5
DDR_A_DQS5

QUASA_CA0473-204B01 +0.75VS

Issued Date

1R184
20_0402_5%
DDR_A_MA14

C225

DDR_A_DM5

DDR_CKE1_DIMMA

C224

DDR_A_D40
DDR_A_D41

74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204

0.1U_0402_16V4Z

DDR_A_D34
DDR_A_D35

CKE1
VDD2
A15
A14
VDD4
A11
A7
VDD6
A6
A4
VDD8
A2
A0
VDD10
CK1
CK1#
VDD12
BA1
RAS#
VDD14
S0#
ODT0
VDD16
ODT1
NC2
VDD18
VREF_CA
VSS28
DQ36
DQ37
VSS30
DM4
VSS31
DQ38
DQ39
VSS33
DQ44
DQ45
VSS35
DQS#5
DQS5
VSS38
DQ46
DQ47
VSS40
DQ52
DQ53
VSS42
DM6
VSS43
DQ54
DQ55
VSS45
DQ60
DQ61
VSS47
DQS#7
DQS7
VSS50
DQ62
DQ63
VSS52
EVENT#
SDA
SCL
VTT2

2.2U_0805_16V4Z

DDR_A_DQS#4
DDR_A_DQS4
B

2
G

8 DDR_A_BS2

73
75
77
79
81
83
85
87
89
91
93
95
97
99
101
103
105
107
109
111
113
115
117
119
121
123
125
127
129
131
133
135
137
139
141
143
145
147
149
151
153
155
157
159
161
163
165
167
169
171
173
175
177
179
181
183
185
187
189
191
193
195
197
199
201
203

DDR_A_D22
DDR_A_D23

DDR_A_DM2

DDR_A_D20
DDR_A_D21

2.7K_0402_5%

+5VALW

+1.5V

C289

C223

C232

C288

C275

DDR_A_D30
DDR_A_D31

SM_DRAMRST# 9,18

DDR_A_D14
DDR_A_D11

2.7K_0402_5%

C277

C276

0.1U_0402_16V4Z

C290

0.1U_0402_16V4Z

C233

0.1U_0402_16V4Z

0.1U_0402_16V4Z

10U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M

C242

DDR_A_DM3

DDR_A_DM1
SM_DRAMRST#

R213
1K_0402_5%

DDR_A_D13
DDR_A_D12

DDR_A_D15
DDR_A_D10

DDR_A_D7
DDR_A_D3

DDR_A_DQS#1
DDR_A_DQS1

1K_0402_1%

+1.5V

DDR_A_DQS#0
DDR_A_DQS0

R226

DDR_A_D4
DDR_A_D5

DDR_A_D8
DDR_A_D9

C346

2.2U_0805_16V4Z

C334
0.1U_0402_16V4Z

18 +V_DDR3_DIMM_REF

DDR_A_D6
DDR_A_D2

+V_DDR3_DIMM_REF

+V_DDR3_DIMM_REF

2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72

1K_0402_1%

VSS1
DQ4
DQ5
VSS3
DQS#0
DQS0
VSS6
DQ6
DQ7
VSS8
DQ12
DQ13
VSS10
DM1
RESET#
VSS12
DQ14
DQ15
VSS14
DQ20
DQ21
VSS16
DM2
VSS17
DQ22
DQ23
VSS19
DQ28
DQ29
VSS21
DQS#3
DQS3
VSS24
DQ30
DQ31
VSS26

0.1U_0402_16V4Z
C327

R227

8 DDR_A_MA[0..14]
D

VREF_DQ
VSS2
DQ0
DQ1
VSS4
DM0
VSS5
DQ2
DQ3
VSS7
DQ8
DQ9
VSS9
DQS#1
DQS1
VSS11
DQ10
DQ11
VSS13
DQ16
DQ17
VSS15
DQS#2
DQS2
VSS18
DQ18
DQ19
VSS20
DQ24
DQ25
VSS22
DM3
VSS23
DQ26
DQ27
VSS25

DDR_A_DM0

1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71

8 DDR_A_DQS[0..7]

DDR_A_D0
DDR_A_D1

+1.5V

8 DDR_A_D[0..63]
8 DDR_A_DM[0..7]

Title

Compal Electronics, Inc.


SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Wednesday, December 10, 2008


1

Sheet

17

of

47

8 DDR_B_DQS#[0..7]

+1.5V

+1.5V

8 DDR_B_D[0..63]
+V_DDR3_DIMM_REF
8 DDR_B_DM[0..7]

JDDR2

8 DDR_B_DQS[0..7]

17 +V_DDR3_DIMM_REF
DDR_B_D0
DDR_B_D1

8 DDR_B_MA[0..14]

DDR_B_DM0
1

DDR_B_D2
DDR_B_D3

C335

C336

Layout Note:
Place near JDDR2

0.1U_0402_16V4Z

2.2U_0805_16V4Z

DDR_B_D8
DDR_B_D9
DDR_B_DQS#1
DDR_B_DQS1

Layout Note: Place these 4 Caps near Command


and Control signals of DIMMA

DDR_B_D10
DDR_B_D11

+1.5V

C299

C279

C278

C243

C237

C292

C291

0.1U_0402_16V4Z

C234

0.1U_0402_16V4Z

C235

0.1U_0402_16V4Z

10U_0805_6.3V6M

0.1U_0402_16V4Z

10U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M

10U_0805_6.3V6M

C236

DDR_B_D16
DDR_B_D17
1
+

DDR_B_DQS#2
DDR_B_DQS2

C215
330U_D2E_2.5VM_R9

DDR_B_D19
DDR_B_D18

DDR_B_D24
DDR_B_D25
DDR_B_DM3
DDR_B_D31
DDR_B_D30

DDR_CKE2_DIMMB

8 DDR_CKE2_DIMMB

DDR_B_BS2

8 DDR_B_BS2

+0.75VS

DDR_B_MA12
DDR_B_MA9

C78

10U_0805_6.3V6M

C108

1U_0603_10V4Z
C109

1U_0603_10V4Z
C106

1U_0603_10V4Z
C107

1U_0603_10V4Z

DDR_B_MA8
DDR_B_MA5
DDR_B_MA3
DDR_B_MA1
8
8

M_CLK_DDR2
M_CLK_DDR#2

M_CLK_DDR2
M_CLK_DDR#2

DDR_B_MA10
DDR_B_BS0

8 DDR_B_BS0

DDR_B_WE#
DDR_B_CAS#

8 DDR_B_WE#
8 DDR_B_CAS#

DDR_B_MA13
DDR_CS3_DIMMB#

8 DDR_CS3_DIMMB#

DDR_B_D37
DDR_B_D36

DDR_B_DM5
DDR_B_D42
DDR_B_D43
DDR_B_D48
DDR_B_D49
DDR_B_DQS#6
DDR_B_DQS6
DDR_B_D50
DDR_B_D51
DDR_B_D56
DDR_B_D57
DDR_B_DM7
DDR_B_D58
DDR_B_D59
1 R84
2
10K_0402_5%

C139

10K_0402_5%
1
2

0.1U_0402_16V4Z

C140

2.2U_0603_6.3V6K

+3VS
A

R68

205

74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204

G2

206

DDR_B_DQS#0
DDR_B_DQS0
DDR_B_D6
DDR_B_D7

DDR_B_D12
DDR_B_D13
DDR_B_DM1
SM_DRAMRST#

SM_DRAMRST# 9,17

DDR_B_D14
DDR_B_D15
DDR_B_D20
DDR_B_D21
DDR_B_DM2
DDR_B_D22
DDR_B_D23
DDR_B_D28
DDR_B_D29
DDR_B_DQS#3
DDR_B_DQS3
DDR_B_D26
DDR_B_D27

DDR_CKE3_DIMMB

DDR_CKE3_DIMMB 8

2007/10/25

DDR_B_MA11
DDR_B_MA7
DDR_B_MA6
DDR_B_MA4
DDR_B_MA2
DDR_B_MA0
M_CLK_DDR3
M_CLK_DDR#3

M_CLK_DDR3 8
M_CLK_DDR#3 8

DDR_B_BS1
DDR_B_RAS#

DDR_B_BS1 8
DDR_B_RAS# 8

DDR_CS2_DIMMB#
M_ODT2

DDR_CS2_DIMMB# 8
M_ODT2 8

M_ODT3

M_ODT3

DDR_VREF_CA_DIMMB

R159
1

+V_DDR3_DIMM_REF

2 0_0402_5%

DDR_B_D33
DDR_B_D32
DDR_B_DM4
DDR_B_D39
DDR_B_D35
DDR_B_D40
DDR_B_D41

DDR_B_DQS#5
DDR_B_DQS5
DDR_B_D46
DDR_B_D47
DDR_B_D52
DDR_B_D53
DDR_B_DM6
DDR_B_D54
DDR_B_D55
DDR_B_D60
DDR_B_D61
DDR_B_DQS#7
DDR_B_DQS7
DDR_B_D62
DDR_B_D63
PM_EXTTS#0_1

PM_EXTTS#0_1 13,17
SMB_DATA1 14,17
SMB_CLK1 14,17

+0.75VS

QUASA_CA0477-204B01+0.75VS
conn@

2008/10/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

1R185
20_0402_5%
DDR_B_MA14

Compal Secret Data

Security Classification
Issued Date

G1

CKE1
VDD2
A15
A14
VDD4
A11
A7
VDD6
A6
A4
VDD8
A2
A0
VDD10
CK1
CK1#
VDD12
BA1
RAS#
VDD14
S0#
ODT0
VDD16
ODT1
NC2
VDD18
VREF_CA
VSS28
DQ36
DQ37
VSS30
DM4
VSS31
DQ38
DQ39
VSS33
DQ44
DQ45
VSS35
DQS#5
DQS5
VSS38
DQ46
DQ47
VSS40
DQ52
DQ53
VSS42
DM6
VSS43
DQ54
DQ55
VSS45
DQ60
DQ61
VSS47
DQS#7
DQS7
VSS50
DQ62
DQ63
VSS52
EVENT#
SDA
SCL
VTT2

DDR_B_D4
DDR_B_D5

C226

DDR_B_D45
DDR_B_D44

CKE0
VDD1
NC1
BA2
VDD3
A12/BC#
A9
VDD5
A8
A5
VDD7
A3
A1
VDD9
CK0
CK0#
VDD11
A10/AP
BA0
VDD13
WE#
CAS#
VDD15
A13
S1#
VDD17
NCTEST
VSS27
DQ32
DQ33
VSS29
DQS#4
DQS4
VSS32
DQ34
DQ35
VSS34
DQ40
DQ41
VSS36
DM5
VSS37
DQ42
DQ43
VSS39
DQ48
DQ49
VSS41
DQS#6
DQS6
VSS44
DQ50
DQ51
VSS46
DQ56
DQ57
VSS48
DM7
VSS49
DQ58
DQ59
VSS51
SA0
VDDSPD
SA1
VTT1

2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72

C214

DDR_B_D38
DDR_B_D34

73
75
77
79
81
83
85
87
89
91
93
95
97
99
101
103
105
107
109
111
113
115
117
119
121
123
125
127
129
131
133
135
137
139
141
143
145
147
149
151
153
155
157
159
161
163
165
167
169
171
173
175
177
179
181
183
185
187
189
191
193
195
197
199
201
203

VSS1
DQ4
DQ5
VSS3
DQS#0
DQS0
VSS6
DQ6
DQ7
VSS8
DQ12
DQ13
VSS10
DM1
RESET#
VSS12
DQ14
DQ15
VSS14
DQ20
DQ21
VSS16
DM2
VSS17
DQ22
DQ23
VSS19
DQ28
DQ29
VSS21
DQS#3
DQS3
VSS24
DQ30
DQ31
VSS26

0.1U_0402_16V4Z

VREF_DQ
VSS2
DQ0
DQ1
VSS4
DM0
VSS5
DQ2
DQ3
VSS7
DQ8
DQ9
VSS9
DQS#1
DQS1
VSS11
DQ10
DQ11
VSS13
DQ16
DQ17
VSS15
DQS#2
DQS2
VSS18
DQ18
DQ19
VSS20
DQ24
DQ25
VSS22
DM3
VSS23
DQ26
DQ27
VSS25

2.2U_0805_16V4Z

DDR_B_DQS#4
DDR_B_DQS4

1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71

Title

DDR3 SO-DIMM B
REVERSE
Compal Electronics, Inc.
SCHEMATIC MB A4681

Size

Document Number

Rev
B

401627
Date:

Sheet

Wednesday, December 10, 2008


1

18

of

47

LCD POWER CIRCUIT


+LCDVDD

+LCDVDD
+3VS

+3VALW

W=60mils

+3VS

R303
300_0603_5%

R300
100K_0402_5%

4.7U_0805_10V4Z

U29
OUT

GND

EN

IN

2N7002DW-T/R7_SOT363-6
Q38B

+LCDVDD

IN

G5243T11U_SOT23-5

W=60mils

0.047U_0402_16V7K
2
1

C443

4.7U_0805_10V4Z
2

C440

MCP79_ENVDD
10K_0402_5%
1
2

R299 2
0_0402_5%

1
MCP79_ENVDD

AO3413_SOT23-3
Q37

100K_0402_5%
1
C444

R294

2N7002DW-T/R7_SOT363-6
Q38A

11 MCP79_ENVDD

C435

R297

0.1U_0402_16V4Z

+3VS

DAC_BRIG

1
C439
1
C438
1
C433

R290
INVT_PWM
C

28

BKOFF#

BKOFF#

D23
2 RB751V_SOD323

4.7K_0402_5%
DISPOFF#
DISPOFF#

2
2
2

220P_0402_50V7K
220P_0402_50V7K
C

220P_0402_50V7K

LCD/PANEL BD. Conn.


JLVDS1
42
40
38
36
34
32
30
28
26
24
22
20
18
16
14
12
10
8
6
4
2

+INVPWR_B+
+3VS
11 SCL_LCD_MCP
11 SDA_LCD_MCP
11 MCP79_TZOUT011 MCP79_TZOUT0+
11 MCP79_TZOUT1+
11 MCP79_TZOUT111 MCP79_TZOUT2+
11 MCP79_TZOUT211 MCP79_TZCLK11 MCP79_TZCLK+
13
13

R288 10_0603_5%2
R287 1
2
0_0603_5%

USB20_N8
USB20_P8

USB20_CMOS_N8
USB20_CMOS_P8

GND
40
38
36
34
32
30
28
26
24
22
20
18
16
14
12
10
8
6
4
2

GND
39
37
35
33
31
29
27
25
23
21
19
17
15
13
11
9
7
5
3
1

41
39
37
35
33
31
29
27
25
23
21
19
17
15
13
11
9
7
5
3
1

DAC_BRIG
INVT_PWM
DISPOFF#

DAC_BRIG 28
INVT_PWM 28
+LCDVDD

W=60mils

MCP79_TXOUT0- 11
MCP79_TXOUT0+ 11
MCP79_TXOUT1- 11
MCP79_TXOUT1+ 11
MCP79_TXOUT2+ 11
MCP79_TXOUT2- 11
MCP79_TXCLK- 11
MCP79_TXCLK+ 11
R291 1

2 0_0603_5%

+3VS

2 0_0603_5%

+3VALW

ACES_88242-4001
CONN@

R286 1

+INVPWR_B+
+LCDVDD
L25 2
1
KC FBM-L11-201209-221LMAT_0805

W=40mils

L24 2
1
KC FBM-L11-201209-221LMAT_0805
C442

B+

+3VS
1
1

680P_0402_50V7K 68P_0402_50V8J
2
2

C434

C432

C436

C441

0.1U_0402_16V4Z

10U_0805_10V4Z

0.1U_0402_16V4Z

2007/09/14

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

2007/12/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Sheet

Wednesday, December 10, 2008


1

19

of

47

CRT Connector

D7

D6

W=40mils

D5

+5VS

+R_CRT_VCC

+CRT_VCC

D4

DAN217_SC59 DAN217_SC59 DAN217_SC59


F1

W=40mils

C13
0.1U_0402_16V4Z
2

RB491D_SC59-3 1.1A_6VDC_FUSE
1

+3VS

150_0402_1%

C35

C21

CRT_G_2

2
FCM2012C-800_0805

CRT_B_2

1
C43
2

150_0402_1%

1
C34
2

1
C20
2

C19

+CRT_VCC
2
R19

A
3

1
L3

CRT_VSYNC_2
2
FCM1608C-121T_0603
C15

1
10K_0402_5%

C22

R10

R14
100K_0402_5%

1
DSUB_15
C42

CRT_HSYNC_1
2
27_0402_5%

SN74AHCT1G125DCKR_SC70-5

2
0.1U_0402_16V4Z

A
3

C14

1
+CRT_VCC

U3
Y

CRT_VSYNC
R15

11 VGA_CRT_VSYNC

OE#

+CRT_VCC

C23

CRT_DET# 14
DSUB_12

@
2
100P_0402_50V8J

100P_0402_50V8J 2
CRT_HSYNC

SUYIN_070546FR015S233ZR
conn@

2
100P_0402_50V8J

U2

11 VGA_CRT_HSYNC

CRT_HSYNC_2
2
FCM1608C-121T_0603

100P_0402_50V8J

OE#

2
0.1U_0402_16V4Z
5

C16

1
L1

16
17

G
G

C44

150_0402_1%

2
FCM2012C-800_0805

5P_0402_50V8C

R18
2

5P_0402_50V8C

R24

5P_0402_50V8C

L2
1

R31

11 VGA_CRT_B

JCRT1
6
11
1
7
12
2
8
13
3
9
14
4
10
15
5

100P_0402_50V8J

L5
CRT_B

CRT_R_2

18P_0402_50V8J

CRT_G

11 VGA_CRT_G

2
FCM2012C-800_0805

18P_0402_50V8J

L12

18P_0402_50V8J

CRT_R

11 VGA_CRT_R

CRT_VSYNC_1
2
27_0402_5%

+3VS
+CRT_VCC

SN74AHCT1G125DCKR_SC70-5

Place closed to chipset

2
G
1

3
S

R32

2
DSUB_12 2

2
G

3
S

Q8
2N7002_SOT23

R25

VGA_DDC_DATA 11

33_0402_5%
DSUB_15 2

R27

R34

6.8K_0402_5%

2.7K_0402_5%

R26

2.7K_0402_5%

+3VS
R33
6.8K_0402_5%

VGA_DDC_CLK 11

33_0402_5%
Q6
2N7002_SOT23

2007/09/14

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

2007/12/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Sheet

Wednesday, December 10, 2008


E

20

of

47

HDMI Connector

+HDMI_5V_OUT

D12

+5VS

F2

RB491D_SC59-3

1.1A_6VDC_FUSE
0.1U_0402_16V7K
C470

11 HDMITX1
11 HDMITX1#

HDMITX1
HDMITX1#

2
C476 2
C475

HDMITX1_C
1
HDMITX1#_C
0.1U_0402_16V7K
1
0.1U_0402_16V7K

HDMITX2
HDMITX2#

2
C478 2
C477

HDMITX2_C
1
HDMITX2#_C
0.1U_0402_16V7K
1
0.1U_0402_16V7K

HDMITXC
HDMITXC#

2
C472 2
C471

HDMITXC_C
1
HDMITXC#_C
0.1U_0402_16V7K
1
0.1U_0402_16V7K

C469
0.1U_0402_16V7K

HDMITX0_C
1
HDMITX0#_C
0.1U_0402_16V7K
1
0.1U_0402_16V7K

1
5
HDMI_DET

OE#
P

HDMI_HPD

HDMI_HPD

HDMI_DET_C
+HDMI_5V_OUT
HDMI_SDA
HDMI_SCL

11

U31
SN74AHCT1G125GW_SOT353-5

HDMITXC#_C_L
HDMITXC_C_L
HDMITX0#_C_L
HDMITX0_C_L
HDMITX1#_C_L
HDMITX1_C_L
HDMITX2#_C_L
HDMITX2_C_L

SCL_HDMI_MCP

11 SCL_HDMI_MCP

SDA_HDMI_MCP

11 SDA_HDMI_MCP

C468
0.1U_0402_16V7K

JHDMI1
+HDMI_5V_OUT

11 HDMITXC
11 HDMITXC#

1
100K_0402_5%
R349

R342
2.2K_0402_5%
11 HDMITX2
11 HDMITX2#

+3VS

2
C473 2
C474

HDMITX0
HDMITX0#

11 HDMITX0
11 HDMITX0#

1
2 R141
0_0402_5%
1
2 R103
0_0402_5%

DVI_SCLK

19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1

HP_DET
+5V
DDC/CEC_GND
SDA
SCL
Reserved
CEC
CKGND
CK_shield GND
CK+
GND
D0GND
D0_shield
D0+
D1D1_shield
D1+
D2D2_shield
D2+

20
21
22
23

TYCO_1939864-1
CONN@

DVI_SDATA

WCM2012F2S-900T04_0805 @
R364
1
2
0_0402_5%

Q14

2
G

2N7002_SOT23

2
0_0402_5%

CLKOUT

HDMITXC_C_L

CLKOUT#

HDMITXC#_C_L

4.7K_0402_5%
L29
HDMITX0#_C

HDMITX0#_C_L

HDMITX0_C

HDMITX0_C_L

DVI_SCLK

Q15

R118 R140

HDMI_SCL

1
2N7002_SOT23

@ PCS3P73H00BG-08-CR_TDFN8_2X2

DLY_CTRL

2
+3VS

499_0402_1%
1

499_0402_1%
1

2
HDMITX2_C
HDMITX2#_C

GND

@R138
@
R138

R119 R142

DVI_SDATA

Q12
HDMI_SDA

1
D

SSEXTR

8
7

CLKIN#

R354

R153

VDD

R154

499_0402_1%
1

L31
HDMITX2_C_L
HDMITX2#_C_L

499_0402_1%
1

2
0_0402_5%

R163

CLKIN

R162

R363

HDMITXC#_C

U11
HDMITXC_C

2.7K_0402_5%

HDMITXC_C_L

@ WCM2012F2S-900T04_0805
R353
1
2
0_0402_5%

HDMITXC#_C_L

2.7K_0402_5%

@ WCM2012F2S-900T04_0805
R362
2
1
0_0402_5%

+HDMI_5V_OUT

HDMITXC_C

HDMITXC#_C

2.7K_0402_5%

HDMITX1_C

C202
2
0.1U_0402_16V4Z

HDMITX1#_C

@
1

+3VS

+3VS

2
0_0402_5%

+3VS

R352

1
L28

2.7K_0402_5%

R139

499_0402_1%
1

R152

HDMITX1_C_L

R161

499_0402_1%
1

HDMITX1#_C_L

499_0402_1%
1

R160

1
L30

499_0402_1%
1

R361

2
0_0402_5%

Close to JHDMI connector

2N7002_SOT23

@ WCM2012F2S-900T04_0805
R355
1
2
0_0402_5%

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification
2007/10/25

Deciphered Date

2008/10/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

SCHEMATIC MB A4681
Size Document Number
Custom

Rev
B

401627

Date:

Wednesday, December 10, 2008


1

Sheet

21

of

47

SATA ODD Conn.


JSATA1
C360
C359

13 SATA_STX_R_DRX_P2
13 SATA_STX_R_DRX_N2

1
1

C358
C357

13 SATA_DTX_C_SRX_N2
13 SATA_DTX_C_SRX_P2

SATA_STX_RC_DRX_P2
SATA_STX_RC_DRX_N2

2 0.01U_0402_25V7K
2 0.01U_0402_25V7K
2 0.01U_0402_25V7K
2 0.01U_0402_25V7K

1
1

1
R228

0.1U_0402_16V4Z
1

2
@ 1K_0402_1%
+5VS

Placea caps. near ODD CONN.

+5VS

C337
C350

10U_0805_10V4Z
1

1000P_0402_50V7K

SATA_DTX_SRX_N2
SATA_DTX_SRX_P2

C349

1
2
3
4
5
6
7

GND
A+
AGND
BB+
GND

8
9
10
11
12
13

DP
+5V
+5V
MD
GND
GND

GND
GND

15
14

SANTA_206401-1_13P
CONN@

C338

1U_0402_6.3V4Z

SATA HDD Conn.


JSATA2
C463
C462

13 SATA_STX_R_DRX_P0
13 SATA_STX_R_DRX_N0
13 SATA_DTX_C_SRX_N0
13 SATA_DTX_C_SRX_P0

SATA_STX_RC_DRX_P0
2 0.01U_0402_25V7K
SATA_STX_RC_DRX_N0
2 0.01U_0402_25V7K
0.01U_0402_25V7K
SATA_DTX_C_SRX_N0C461
1
2 SATA_DTX_SRX_N0
SATA_DTX_C_SRX_P0 C460
1
2 SATA_DTX_SRX_P0
1
1

0.01U_0402_25V7K

+3VS

+5VS
10U_0805_10V4Z

1
1

+5VS

0.1U_0402_16V4Z

+3VS

C458

C466

C457

C455

C456

C459
0.1U_0402_16V4Z

1000P_0402_50V7K

C454

1U_0402_6.3V4Z
0.1U_0402_16V4Z

1
2
3
4
5
6
7

8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

GND
HTX+
HTXGND
HRXHRX+
GND

VCC3.3
VCC3.3
VCC3.3
GND
GND
GND
VCC5
VCC5
VCC5
GND
RESERVED
GND
VCC12
VCC12
GND
VCC12
GND

24
23

0.1U_0402_16V4Z
OCTEK_SAT-22SU1G_NR
conn@

for ESD issue

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification
2007/09/14

2007/12/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A

Title

SCHEMATIC MB A4681
Size
B

Document Number

Rev
B

401627

Date:

Wednesday, December 10, 2008


G

Sheet

22
H

of

47

+3V_MCVCC
+3VS

0.1U_0402_16V4Z

1
C305

1
C280

0.1U_0402_16V4Z

0.1U_0402_16V4Z

40mil

0.1U_0402_16V4Z

1
C295
D

+1.8VS_APVDD

40mil
1
C281

C301

0.1U_0402_16V4Z

C300

1
C282

1
C298

0.1U_0402_16V4Z
2
2

10U_0805_10V4Z

0.1U_0402_16V4Z

1
C304

0.1U_0402_16V4Z

SDCMD_MSBS_XDWE# 1
R208

XDWP_SDWP
1
R206

XD_RB

10K_0402_5%

C307

R177

1000P_0402_50V7K

10K_0402_5%

10K_0402_5%
+3VS

XD_CLE
U14

3
4

10 CLK_PCIE_READER#
10 CLK_PCIE_READER
10 PCIE_ITX_C_PRX_N0
10 PCIE_ITX_C_PRX_P0
C284 1
C283 1

10 PCIE_PTX_C_IRX_N0
10 PCIE_PTX_C_IRX_P0

0.1U_0402_16V7K
0.1U_0402_16V7K

2
2

PCIE_PTX_IRX_N3
PCIE_PTX_IRX_P3

+3VS

APRXN
APRXP

11
12

APTXN
APTXP

7
38
39

+3VS

R171
@
10K_0402_5%

PCIES_EN
PCIES

JMB385

R451
10K_0402_5%

1
2

CR_PE#
CR_PE

14

10,24,26,27 PCIE_RST#

D
@

CR_PE

2
G

Q18

14

2N7002_SOT23

1
D17

CR_WAKE#

XDCD1#_MSCD#
XDCD0#_SDCD#
RB751V_SOD323
MC_PWREN#

29

5IN1_LED#

XRSTN
XTEST

13
14

SEEDAT
SEECLK

15
16

CR1_CD1N
CR1_CD0N

17

CR1_PCTLN

40 mil
21

APVDD
APV18
TAV33

5
10
30

DV33
DV33
DV33
DV18
DV18

19
20
44
18
37

MDIO0
MDIO1
MDIO2
MDIO3
MDIO4
MDIO5
MDIO6
MDIO7
MDIO8
MDIO9
MDIO10
MDIO11
MDIO12
MDIO13
MDIO14

48
47
46
45
43
42
41
40
29
28
27
26
25
23
22

NC
NC
NC

34
35
36

APREXT

+3V_SB

APCLKN
APCLKP

9
8

15mil

2 APREXT
8.2K_0402_5%

1
R196

R205

APGND
GND
GND
GND
GND

CR1_LEDN

+1.8VS_APVDD
+3VS

2
10K_0402_5%

XDCD0#_SDCD#
1
R179

XDCD1#_MSCD#
1
R180

XD_RE

4.7K_0402_5%
4.7K_0402_5%

+1.8VS_APVDD
XD_SD_MS_D0
XD_SD_MS_D1
XD_SD_MS_D2
XD_SD_MS_D3
SDCMD_MSBS_XDWE#
XDCE_SDCLK_MSCLK_R
XDWP_SDWP
XD_CLE
XD_D4
XD_D5
XD_D6
XD_D7
XD_RE
XD_RB
XD_ALE

R174
XDCE_SDCLK_MSCLK
2
22_0402_5%

1
R207

XD_ALE
R178

200K_0402_5%
200K_0402_5%
C

D18

24
31
32
33

XDCD0#_SDCD#

XDCD1#_MSCD#

XD_CD#
C244

DAN202UT106_SC70-3

270P_0402_50V7K
JMB385-LGEZ0A_LQFP48_7X7

4 IN 1 Socket Push Type(New)

Memory Card Power Switch

JREAD1

R210

+3V_MCVCC
XD_SD_MS_D0
XD_SD_MS_D1
XD_SD_MS_D2
XD_SD_MS_D3
XD_D4
XD_D5
XD_D6
XD_D7

2
0_0805_5%

+3VS
U15

1
2
3
4

OUT
OUT
OUT
FLG

C309 1

C315 1

TPS2061DRG4_SO8
R209
300_0603_5%

C306 1

32
10
9
8
7
6
5
4

SDCMD_MSBS_XDWE# 34
XDWP_SDWP
33
XD_ALE
35
XD_CD#
40
XD_RB
39
XD_RE
38
XDCE_SDCLK_MSCLK 37
XD_CLE
36

40mil

8
7
6
5
1

MC_PWREN#

GND
IN
IN
EN#

C308 1

4.7U_0805_10V4Z
0.1U_0402_16V4Z
2
2
2
@
0.1U_0402_16V4Z

1 2

4.7U_0805_10V4Z
2

2
G
@

XD-D0
XD-D1
XD-D2
XD-D3
XD-D4
XD-D5
XD-D6
XD-D7
XD-WE
XD-WP
XD-ALE
XD-CD
XD-R/B
XD-RE
XD-CE
XD-CLE

11
31

7IN1 GND
7IN1 GND

41
42

7IN1 GND
7IN1 GND

SD-VCC
MS-VCC
SD_CLK
SD-DAT0
SD-DAT1
SD-DAT2
SD-DAT3
SD-DAT4
SD-DAT5
SD-DAT6
SD-DAT7
SD-CMD
SD-CD-SW

20
14
12
30
29
27
23
18
16
25
1

XDCE_SDCLK_MSCLK
XD_SD_MS_D0
XD_SD_MS_D1
XD_SD_MS_D2
XD_SD_MS_D3
(MMC
XD_D4
(MMC
XD_D5
(MMC
XD_D6
(MMC
XD_D7
SDCMD_MSBS_XDWE#
XDCD0#_SDCD#

SD-WP-SW

XDWP_SDWP

MS-SCLK
MS-DATA0
MS-DATA1
MS-DATA2
MS-DATA3
MS-INS
MS-BS

26
17
15
19
24
22
13

XDCE_SDCLK_MSCLK
XD_SD_MS_D0
XD_SD_MS_D1
XD_SD_MS_D2
XD_SD_MS_D3
XDCD1#_MSCD#
SDCMD_MSBS_XDWE#

+3V_MCVCC

Data
Data
Data
Data

Bit
Bit
Bit
Bit

4)
5)
6)
7)

R245
0_0402_5%
C381
A
33P_0402_50V8K

TAITW_R015-B10-LM
CONN@

Compal Electronics, Inc.

Compal Secret Data

Security Classification
2007/09/20

Issued Date

Deciphered Date

2008/09/20

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

7 IN 1 CONN

D
Q19
2N7002_SOT23

MC_PWREN#

XD-VCC

21
28

+3V_MCVCC

Title

SCHEMATIC MB A4681
Size Document Number
Custom

Rev
B

401627

Date:

Wednesday, December 10, 2008

Sheet
1

23

of

47

1
R109

+3V_LAN
+3V_LAN

R54

2 1_1206_1%

R53

2 1_1206_1%

2 LAN_PME#
4.7K_0402_5%

1
R49

+3V_LAN

2
0_1206_5%

+3VALW

+3V_LAN_R
1
C83

C84

0.1U_0402_16V4Z
2
2
4.7U_0805_10V4Z

+1.2V_LAN

2
4

LAN_REGCTL12 1
Q9
MMJT9435T1G_SOT223

+3V_LAN

60mil
1

C53

C158

C156

C24

C25

C157

C45

C68

C70

C37

C36

C38

C114
10U_0805_10V4Z
2
2
4.7U_0805_10V4Z

4.7U_0805_10V4Z
0.1U_0402_16V4Z
2
2
2
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z

0.1U_0402_16V4Z
2
2
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z

0.1U_0402_16V4Z
0.1U_0402_16V4Z
2
2
2
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z

+3V_LAN

R108

R86

R69

2 0_0402_5%
2 10K_0402_5%
R104 1

2 1K_0402_5%

53

VMAIN_PRSNT

+3V_LAN

R105 1

2 1K_0402_5%

54

VAUX_PRSNT

59
+LAN_GPHYPLLVDD

10 PCIE_ITX_C_PRX_N1
10 PCIE_ITX_C_PRX_P1
C49

10 PCIE_PTX_C_IRX_P1

C48

10,23,26,27 PCIE_RST#
10,26,27,28 PCIE_WAKE#
28
EC_PME#
+3V_LAN
+3V_LAN

R52

R51
R50

1
1

PCIE_PTX_IRX_N1
0.1U_0402_16V7K
PCIE_PTX_IRX_P1
0.1U_0402_16V7K

2
R143
2
R106

2
@

0_0402_5% LAN_RESET#

2 0_0402_5%
2 0_0402_5%
1
4.7K_0402_5%
1
4.7K_0402_5%

LAN_PME#

ENERGY_DET

35

GPHY_PLLVDD

32

PCIE_RXD_N

31

PCIE_RXD_P

25

PCIE_TXD_N

26

PERST

12

WAKE

LAN_SMBCLK

58

SMB_CLK

LAN_SMBDATA

57

SMB_DATA

SPROM_WP

LINKLED
SPD100LED
SPD1000LED
TRAFFICLED

2
1
67
66

SCLK(EECLK)
SI
SO(EEDATA)
CS

65
63
64
62

REGCTL12
REGCTL25/12_IO
RDAC

14
18
37

LAN_REGCTL12

XTALVDD
VDDIO
VDDIO
VDDIO
VDDIO
VDDIO

23
6
15
19
56
61

+LAN_XTALVDD

VDDP
VDDP/DC

17
68

VDDC
VDDC
VDDC
VDDC
VDDC
VDDC

5
13
20
34
55
60

BIASVDD
PCIE_PLLVDD
PCIE_VDD/PLL
PCIE_VDD

36
30
27
33

GPIO_0(SERIAL_DO)

GPIO_1(SERIAL_DI)

GPIO_2

UART_MODE

22

XTALO

2 4.7K_0402_5%
@

1
0_0402_5%

A0
A1
A2
GND

VCC
WP
SCL
SDA

8
7
6
5

SPROM_WP
SPROM_CLK
SPROM_DOUT

AT24C64AN-10SU-2.7_SO8

20mil
L14
1
2
BLM18AG601SN1D_0603

+LAN_PCIEPLLVDD
1
1
C448
C449

+Lan_VDDIO_1.2

+3V_LAN

C50
1

0.1U_0402_16V4Z

+Lan_VDDIO_1.2

C69

0.1U_0402_16V4Z
2

C115

0.1U_0402_16V4Z
2

20mil
+LAN_PCIEVDD
1
1
C447
C450

+1.2V_LAN

0.1U_0402_16V4Z
2

+1.2V_LAN

L27
1
2
BLM18AG601SN1D_0603

+1.2V_LAN

2
4.7U_0805_10V4Z

L15
+LAN_BIASVDD
+LAN_PCIEPLLVDD

1
2
BLM18AG601SN1D_0603
1

+LAN_PCIEVDD

+3V_LAN

20mil
+LAN_AVDD
1
C112

C82

0.1U_0402_16V4Z
2

C113

0.1U_0402_16V4Z
2

+LAN_AVDDL
1
C81

2
0.1U_0402_16V4Z

C141

0.1U_0402_16V4Z
2

0.1U_0402_16V4Z
2

L16
1
2
BLM18AG601SN1D_0603

+1.2V_LAN

2
4.7U_0805_10V4Z

+LAN_GPHYPLLVDD
1
C67
C66

R35
200_0402_1%

L17
1
2
+3V_LAN
BLM18AG601SN1D_0603

20mil

LAN_MIDI1+ 25
LAN_MIDI2+ 25

XTALO

L13
1
2
BLM18AG601SN1D_0603

+1.2V_LAN

2
4.7U_0805_10V4Z

Y1

L26
1
2
BLM18AG601SN1D_0603

0.1U_0402_16V4Z
2
2
4.7U_0805_10V4Z

20mil

R89
R88
4.7K_0402_5%4.7K_0402_5%

+Lan_VDDIO_1.2

2
1.18K_0402_1%

LAN_XTALI

R90
4.7K_0402_5%

0.1U_0402_16V4Z
2
1
2
3
4

BCM5764MKML_QFN68

+3V_LAN

U10
R107 1

+3V_LAN

+3V_LAN
C159

LAN_ACTIVITY# 25

39 +LAN_AVDDL
44
46
51 +LAN_AVDDL
69

XTALO

+3V_LAN

LAN_LINK# 25

AVDDL
AVDDL/T1_P
REG_GND/S_IDDQ AVDDL/T2_P
AVDDL
PCIE_GND/VDD
E- PAD

XTALI

+3V_LAN

38
45 +LAN_AVDDL
52

21

1
2
16
R41
39K_0402_5%
+LAN_PCIEVDD
24

LAN_RDAC 1
R48

AVDD/DC
AVDD/AVDDL
AVDD/DC

LAN_XTALI

If BCM5788,R150 0 ohm

2
R87
0_0402_5%
2
R110
0_0402_5%
SPROM_CLK
SPROM_DIN
SPROM_DOUT
SPROM_CS

2
R91

PCIE_TXD_P

10

LAN_MIDI2- 25
LAN_MIDI3- 25
LAN_MIDI3+ 25

LAN_MIDI3LAN_MIDI3+

LOW PWR

+3VS

28 ENERGY_DET

10 PCIE_PTX_C_IRX_N1

LAN_MIDI1- 25

+LAN_AVDD

28 LAN_LOWPWR

LAN_MIDI0- 25
LAN_MIDI0+ 25

11

LAN_MIDI0LAN_MIDI0+
+LAN_AVDD

29

41
40
42
43
48
47
49
50

10 CLK_PCIE_LAN

TRD0_N
TRD0_P
TRD1_N/AVDD
PCIE_REFCLK_P TRD1_P/T1_N
TRD2_N/AVDD
CLKREQ
TRD2_P/T2_N
TRD3_N
TRD3_P
PCIE_REFCLK_N

28

10 CLK_PCIE_LAN#

4.7K_0402_5%
SPROM_DIN

U7

2 LAN_XTALO

25MHZ_20P
C52
27P_0402_50V8J

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

C51
27P_0402_50V8J
2

2006/12/25

Deciphered Date

2007/12/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A

Title

SCHEMATIC MB A4681
Size Document Number
Custom

Rev
B

401627

Date:

Wednesday, December 10, 2008


D

Sheet

24

of

47

T1
24
24

LAN_MIDI0+
LAN_MIDI0-

LAN_MIDI0+
LAN_MIDI0-

24
24

LAN_MIDI1+
LAN_MIDI1-

LAN_MIDI1+
LAN_MIDI1-

24
24

LAN_MIDI2+
LAN_MIDI2-

LAN_MIDI2+
LAN_MIDI2-

24
24

LAN_MIDI3+
LAN_MIDI3-

LAN_MIDI3+
LAN_MIDI3-

1
2
3
4
5
6
7
8
9
10
11
12

TCT1
TD1+
TD1TCT2
TD2+
TD2TCT3
TD3+
TD3TCT4
TD4+
TD4-

MCT1
MX1+
MX1MCT2
MX2+
MX2MCT3
MX3+
MX3MCT4
MX4+
MX4-

24
23
22
21
20
19
18
17
16
15
14
13

RJ45_MIDI0+
RJ45_MIDI0RJ45_MIDI1+
RJ45_MIDI1RJ45_MIDI2+
RJ45_MIDI2RJ45_MIDI3+
RJ45_MIDI3-

350uH_GSL5009-1 LF

+3V_LAN

0.1U_0402_16V4Z
2
2

R293
75_0402_1%

C4

R295
75_0402_1%

0.1U_0402_16V4Z
2

R301
75_0402_1%

0.1U_0402_16V4Z

R302
75_0402_1%

0.1U_0402_16V4Z

C5

C6

1
1K_0402_5%
1
1K_0402_5%
1
C437

C10

2
R292
2
R473 @

+3VS

JRJ45
LAN_ACTIVITY#

24 LAN_ACTIVITY#

220P_0402_50V7K

12

Yellow LED-

11

Yellow LED+

RJ45_MIDI3-

PR4-

RJ45_MIDI3+

PR4+

RJ45_MIDI1-

PR2-

RJ45_MIDI2-

PR3-

RJ45_MIDI2+

PR3+

RJ45_MIDI1+

PR2+

RJ45_MIDI0-

PR1-

RJ45_MIDI0+

PR1+

RJ45_GND

Place close to TCT pin

40mil

LAN_LINK#

24 LAN_LINK#
+3V_LAN

1
1K_0402_5%

2
R474 @

1
1K_0402_5%

R3

+3VS

10

Guide Pin

SHLD2

14

SHLD1

13

Green LEDGreen LED+


SUYIN_100073FR012G101ZL
conn@
2

C8
220P_0402_50V7K

RJ45_GND

LANGND
1

2
1

C9
1000P_1206_2KV7K

C3

40mil

C2
4.7U_0805_10V4Z

0.1U_0402_16V4Z

LAN_ACTIVITY#

1
2
C1
68P_0402_50V8J
@

LAN_LINK#

1
2
C7
68P_0402_50V8J
@

Compal Electronics, Inc.

Compal Secret Data

Security Classification
2007/09/20

Issued Date

Deciphered Date

2008/09/20

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Wednesday, December 10, 2008

Sheet
1

25

of

47

For Wireless LAN


+3VS

For TV-Tuner/HW MPEG

+1.5VS

+3VS
+3VS

C401
4.7U_0805_10V4Z

C369
0.1U_0402_16V4Z

C370
4.7U_0805_10V4Z

C400
0.1U_0402_16V4Z

C385
0.1U_0402_16V4Z

C404

0.1U_0402_16V4Z

+1.5VS

C387
mini2@
4.7U_0805_10V4Z

C362
mini2@
0.1U_0402_16V4Z

+5VS

C363
mini2@
4.7U_0805_10V4Z

C390
mini2@
0.1U_0402_16V4Z

C377
mini2@
0.1U_0402_16V4Z

C364
mini2@
0.1U_0402_16V4Z

+5VS

JMINI1

10 CLK_PCIE_MINI1#
10 CLK_PCIE_MINI1

10 PCIE_PTX_C_IRX_N2
10 PCIE_PTX_C_IRX_P2
10 PCIE_ITX_C_PRX_N2
10 PCIE_ITX_C_PRX_P2
+3VS

E51TXD_P80DATA_R
E51RXD_P80CLK

2
4
6
8
10
12
14
16

17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51

17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51

18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52

18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52

+1.5VS
10 MINI2_CLKREQ#
10 CLK_PCIE_MINI2#
10 CLK_PCIE_MINI2

WL_OFF#
PCIE_RST#
R247 1
R242 1

2 0_0603_5%
2 0_0603_5%

SMB_CLK0
SMB_DATA0

WL_OFF# 28
PCIE_RST# 10,23,24,27
+3VS
10 PE0_PTX_C_IRX_N0
+3VALW
10 PE0_PTX_C_IRX_P0

SMB_CLK0 14,27
SMB_DATA0 14,27

10 PE0_ITX_C_PRX_N0
10 PE0_ITX_C_PRX_P0

USB20_N11 13
USB20_P11 13
+3VS

(MINI1_LED#)
Mini1_LED# 29

(9~16mA)

E51TXD_P80DATA_R
E51RXD_P80CLK

R254
100K_0402_5%

1
3
5
7
9
11
13
15

1
3
5
7
9
11
13
15

2
4
6
8
10
12
14
16

2
4
6
8
10
12
14
16

17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51

17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51

18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52

18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52

FOX_AS0B226-S99N-7F
CONN@

53
54
55
56

53
54
55
56

G1
G2
G3
G3

SB_PCIE_WAKE# 1
@
2
R239 0_0402_5%

+3VS

C423

1U_0603_10V4Z

IN

GND

EN

Bluetooth Conn.
+3VALW
@
R268

+3VS

10K_0402_5%

G5243T11U_SOT23-5

@
R271

C409
Q36

0.1U_0402_16V4Z
2
G

BT_ON#
28

@S

BT_ON# 1
R259

BT_ON#

2
10K_0402_5%

C408

C407

1U_0603_10V4Z
2
AO3413_SOT23-3
Q35

W=40mils
+BT_VCC

+5VALW

2 10K_0402_5%

USB_OC1# 13

CH1

CM1293-04SO_SOT23-6

R211

@
R212

USB20_P7
USB20_N7

JFP1

USB20_N6
USB20_P6

USB20_N6
USB20_P6

C310
0.1U_0402_16V4Z
+FPVCC
2
1

6
5
4
3
2
1

WLAN_BT_DATA
WLAN_BT_CLK

G2
G1
4
3
2
1

2007/09/14

Issued Date

10

Compal Electronics, Inc.


2007/12/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A

1 GND
2
3
4
5
6
7
8 GND

for ,7, 8pin

Compal Secret Data

Security Classification

1
2
3
4
5
6
7
8

ACES_87213-0800G
CONN@

ACES_85201-04051
CONN@

4.7U_0805_10V4Z
2

To USB/B Connector

Q34
2N7002_SOT23

JBT1

27,34

13
13

+BT_VCC

13
13

+5VALW

2
G

+3VS

USB20_P6

USB20_N1 13
USB20_P1 13
SYSON#

C528

CH4

USB20_N3 13
USB20_P3 13

USB20_N1
USB20_P1

R263
300_0603_5%

1
2

0_0603_5%

R270 1
USB20_N3
USB20_P3

C415

4.7U_0805_10V4Z
2
0.1U_0402_16V4Z

0_0603_5%

Vn

Vp

+3V_SB

ACES_87213-1200G
CONN@
4

CH2

13
14

CH3

GND1
GND2

+FPVCC

1
2
3
4
5
6
7
8
9
10
11
12

1
2
3
4
5
6
7
8
9
10
11
12

Fingerprint Conn

D19
USB20_N6
R269
22K_0402_5%

JP1

C416

+5VALW

0.1U_0402_16V4Z

5 (Not wake enable)

250 (wake enable)

375

C418
@

250

500

330

+1.5VS

OUT

+3V

IN

@ U25
5

750

2N7002_SOT23

1000

USB20_N4 13
USB20_P4 13

(MINI1_LED#)

+3VS

Normal

100K_0402_5%

Normal

SMB_CLK0
SMB_DATA0

+BT_VCC
+3VS

Auxiliary Power (mA)

4.7U_0805_10V4Z

+3VS

Peak

PCIE_RST#

9.2 mm

Mini Card Power Rating


Primary Power (mA)

+1.5VS

FOX_AS0B226-S99N-7F
CONN@

+3VALW

5.2 mm
Power

+3VS

0_0402_5%
R255 1
2
28 E51RXD_P80CLK

2
4
6
8
10
12
14
16

28 E51TXD_P80DATA

1
3
5
7
9
11
13
15

G1
G2
G3
G3

10 MINI1_CLKREQ#

1
3
5
7
9
11
13
15

R240 1
@
2 0_0402_5%
WLAN_BT_DATA
WLAN_BT_CLK

SB_PCIE_WAKE#

10,24,27,28 PCIE_WAKE#

JMINI2

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Sheet

Wednesday, December 10, 2008


E

26

of

47

U22 new card@

17

+3VALW
PCIE_RST#

SYSON

28,30,34,39,41,43 SUSP#
+3VALW

R244 1

1.5Vin
1.5Vin

1.5Vout
1.5Vout

11
13

3.3Vin
3.3Vin

3.3Vout
3.3Vout

3
5

AUX_IN

AUX_OUT

15

OC#

19

SYSRST#

SYSON

20

SHDN#

PERST#

SUSP#

STBY#

NC

2 100K_0402_5%CP_PE# 10

CPPE#

R249 1
2 100K_0402_5%CP_USB# 9
new card@
RCLKEN1
18

GND

CPUSB#

TGND

New Card Socket (Left/TOP)


+3VALW_CARD

40mil

Imax = 0.275A

+1.5VS_CARD

60mils
+3VS_CARD

40mil

+3VALW_CARD

1
C373
new card@
10U_0805_10V4Z
2

1
1
1
1
C372
C396
C397
C375
C376
new card@
new card@
new card@
new card@
new card@
10U_0805_10V4Z
10U_0805_10V4Z
2
2
2
2
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z

13 USB20_N9
13 USB20_P9

CP_USB#

10,24,26,28 PCIE_WAKE#
+3VALW_CARD

16
7

PERST1#

+3VS_CARD

+3VS

CLKREQ1#
CP_PE#

21
+3VS
1

2
5
2

CLKREQ1#

+1.5VS

1
C380
new card@
10U_0805_10V4Z
2

JEXP1

Imax = 0.75A

R248
10K_0402_5%
new card@

1
C395
new card@
10U_0805_10V4Z
2

Imax = 1.35A

14,26 SMB_CLK0
14,26 SMB_DATA0
+1.5VS_CARD

RCLKEN

+3VALW

+1.5VS_CARD

PERST1#

G577NSR91U_TQFN_20P

+3VS

+3VS_CARD

G Vcc

2
4

+3VS

28,34,40

RCLKEN1 2
G

1
C374
new card@
10U_0805_10V4Z
2

NC7SZ32P5X_NL_SC70-5
Q29
2N7002_SOT23
new card@

10 CP_PE#
10 CLK_PCIE_CARD#
10 CLK_PCIE_CARD

C394
new card@
0.1U_0402_16V4Z

10 PCIE_PTX_C_IRX_N3
10 PCIE_PTX_C_IRX_P3

U23
new card@
Y 4

10 PCIE_ITX_C_PRX_N3
10 PCIE_ITX_C_PRX_P3

EXP_CLKREQ# 10

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

12
14

+1.5VS

10,23,24,26 PCIE_RST#

New Card Power Switch

R250 2
1 PCIE_RST#
100K_0402_5%
new card@

GND
USB_DUSB_D+
CPUSB#
RSV
RSV
SMB_CLK
SMB_DATA
+1.5V
+1.5V
WAKE#
+3.3VAUX
PERST#
+3.3V
+3.3V
CLKREQ#
CPPE#
REFCLKREFCLK+
GND
PERn0
PERp0
GND
PETn0
PETp0
GND
GND
GND

29
30

GND
GND

FOX_1CH4110C_LT
CONN@

+USB_VCCA
+USB_VCCA

W=80mils

1
+
2

R387

C311
150U_D2_6.3VM

C314
470P_0402_50V7K

0_0402_5%

L32
13
13

USB20_N0
USB20_P0

USB20_N0
USB20_P0

1
4

JUSB1

1
4

USB20_N0_1
USB20_P0_1

WCM2012F2S-900T04_0805
+USB_VCCA
R389

0_0402_5%

1
2
3
4

VCC
DD+
GND

5
6
7
8

GND1
GND2
GND3
GND4

SUYIN_020173MR004G565ZR
CONN@

W=80mils

C542
D25

+USB_VCCA

USB20_N2

13

USB20_P2

USB20_P2

USB20_N2_1
USB20_P2_1

WCM2012F2S-900T04_0805
1 @

Vp

CH4

CH2

Vn

CH1

USB20_N0_1

+5VALW
JUSB2

USB20_N2

R458

CH3

0_0402_5%

L43
13

0_0402_5%

USB20_P0_1

1
2
3
4

VCC
DD+
GND

CM1293-04SO_SOT23-6

5
6
7
8

GND1
GND2
GND3
GND4

+5VALW

USB20_P2_1
2

R459

USB20_N2_1

470P_0402_50V7K

R216
22K_0402_5%
U18

SUYIN_020173MR004G565ZR
CONN@

C339

1
2
3
4

GND
IN
IN
EN#

+USB_VCCA

80mil
8
7
6
5

OUT
OUT
OUT
FLG

R217 1

2 10K_0402_5%

USB_OC0# 13

TPS2061DRG4_SO8
4.7U_0805_10V4Z
2
1
26,34

SYSON#

C317

0.1U_0402_16V4Z
2

2007/09/14

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

2007/12/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Sheet

Wednesday, December 10, 2008


E

27

of

47

For EC Tools

+3VALW
L19

2
2
0.1U_0402_16V4Z

+3VALW

EC_PME#
2
10K_0402_5%

1
2
3
4

1
2
3
4

KSO[0..17] 29

0.1U_0402_16V4Z

VR_ON

1
100K_0402_5%

1
R125
1
R124

2 TP_CLK
4.7K_0402_5%
2 TP_DATA
4.7K_0402_5%

1
R122

2
4.7K_0402_5%

EC_SMB_CK1
EC_SMB_DA1
EC_SMB_CK2
EC_SMB_DA2

77
78
79
80

SCL1/GPIO44
SDA1/GPIO45
SCL2/GPIO46
SDA2/GPIO47

PM_SLP_S3#
PM_SLP_S5#
EC_SMI#
LID_SW#

6
14
15
16
17
18
19
25
28
29
30
31
32
34
36

KSO3
KSO4
KSO5
KSO6
KSO7
KSO8
KSO9
KSO10
KSO11
KSO12
KSO13
KSO14
KSO15
KSO16
KSO17

+5VALW

1
R129
1
R128
1
R127
1
R126

EC_SMB_CK1
2
4.7K_0402_5%
EC_SMB_DA1
2
4.7K_0402_5%
EC_SMB_CK2
2
4.7K_0402_5%
EC_SMB_DA2
2
4.7K_0402_5%
36
36
4
4

EC_SMB_CK1
EC_SMB_DA1
EC_SMB_CK2
EC_SMB_DA2

24
EC_PME#
24 ENERGY_DET
33 FAN_SPEED1
26
BT_ON#

+5VS

30
ON/OFF
29 PWR_SUSP_LED
29
NUM_LED#

+3VS

JP5

FAN_SPEED1
BT_ON#
E51TXD_P80DATA
E51RXD_P80CLK
ON/OFF
PWR_SUSP_LED
NUM_LED#

EC_CRY1
EC_CRY2

SDICS#/GPXOA00
SDICLK/GPXOA01
SDIDO/GPXOA02
SDIDI/GPXID0

97
98
99
109

3S/4S#
65W/90W#

SPIDI/RD#
SPIDO/WR#
SPICLK/GPIO58
SPICS#

119
120
126
128

EC_SPICLK
EC_SPICS#/FSEL#

CIR_RX/GPIO40
CIR_RLC_TX/GPIO41
FSTCHG/SELIO#/GPIO50
BATT_CHGI_LED#/GPIO52
CAPS_LED#/GPIO53
BATT_LOW_LED#/GPIO54
SUSP_LED#/GPIO55
SYSON/GPIO56
VR_ON/XCLK32K/GPIO57
AC_IN/GPIO59

73
74
89
90
91
92
93
95
121
127

FSTCHG
BATT_GRN_LED#
CAPS_LED#
BATT_AMB_LED#
PWR_LED
SYSON
VR_ON
ACIN

EC_RSMRST#/GPXO03
EC_LID_OUT#/GPXO04
EC_ON/GPXO05
EC_SWI#/GPXO06
ICH_PWROK/GPXO06
GPO
BKOFF#/GPXO08
WL_OFF#/GPXO09
GPXO10
GPXO11

100
101
102
103
104
105
106
107
108

122
123

SPI Flash ROM

GPIO
SM Bus

PM_SLP_S3#/GPIO04
PM_SLP_S5#/GPIO07
EC_SMI#/GPIO08
LID_SW#/GPIO0A
SUSP#/GPIO0B
PBTN_OUT#/GPIO0C
GPIO
EC_PME#/GPIO0D
EC_THERM#/GPIO11
FAN_SPEED1/FANFB1/GPIO14
FANFB2/GPIO15
EC_TX/GPIO16
EC_RX/GPIO17
ON_OFF/GPIO18
PWR_LED#/GPIO19
NUMLED#/GPIO1A

@
@

2 0_0402_5%
2 0_0402_5%

AD_PID0

GPI

PM_SLP_S4#/GPXID1
ENBKL/GPXID2
GPXID3
GPXID4
GPXID5
GPXID6
GPXID7

110
112
114
115
116
117
118

V18R

124

XCLK1
XCLK0

KB926QFB1_LQFP128_14X14

Analog Project ID definition,


deault = low

AD_PID0

R130
100K_0402_5%

EC_MUTE 32
LAN_LOWPWR 24

C183
0.1U_0402_16V4Z

BT_LED# 29
TP_CLK 29
TP_DATA 29

TP_CLK
TP_DATA

3S/4S# 38
65W/90W# 38
STB_SB 34,42

+3VALW
65W/90W#
2
R123

EC_SI_SPI_SO 29
EC_SO_SPI_SI 29
EC_SPICLK 29
EC_SPICS#/FSEL# 29

R133
100K_0402_5%

Ra
FSTCHG 38
BATT_GRN_LED# 29
CAPS_LED# 29
BATT_AMB_LED# 29
PWR_LED 29
SYSON
27,34,40
VR_ON
14,44
ACIN
14,29,34,35,38

Rb

EC_RSMRST# 14
EC_LID_OUT# 14
EC_ON
30
PCIE_WAKE# 10,24,26,27
EC_PWROK 30
BKOFF# 19
WL_OFF# 26
VOL_DOWN# 29

EC_LID_OUT#
EC_ON
EC_PWROK
BKOFF#
WL_OFF#

ENBKL
EAPD
SUSP#
PBTN_OUT#

1
100K_0402_5%

+3VALW

AD_BID0

R132
8.2K_0402_5%

C184

2
0.1U_0402_16V4Z
B

EC_CRY1

EC_CRY2

C238

VGATE
14,44
ENBKL
11
EAPD
31
EC_THERM#
SUSP#
27,30,34,39,41,43
PBTN_OUT# 14
VOL_UP# 29

C239
15P_0402_50V8J

X1
32.768KHZ_12.5P_MC-306

C245
4.7U_0805_10V4Z

BATT_TEMP

20mil

L18
ECAGND 2
1
FBM-L11-160808-800LMT_0603

BATT_OVP
ACIN

C217
2
C203
2
C246
2

100P_0402_50V8J
1
100P_0402_50V8J
1
100P_0402_50V8J
1

LPC_CLK0 12

Compal Electronics, Inc.

Compal Secret Data

Security Classification
2007/09/14

Issued Date

Deciphered Date

2007/12/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

ACES_85201-20051
@

R131
100K_0402_5%
DAC_BRIG 19
EN_DFAN1 33
IREF
38
CALIBRATE# 38

15P_0402_50V8J

LPC_DRQ0# 12

PLT_RST#
R356 1
R357 1
SERIRQ

+3VALW

SPI Device Interface

GND
GND
GND
GND
GND

CLK_14M_DBG 14

LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3
LPC_FRAME#

EC_MUTE

11
24
35
94
113

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

EC_PME#

83
84
85
86
87
88

PS2 Interface

14 PM_SLP_S3#
14 PM_SLP_S5#
14
EC_SMI#
14,29
LID_SW#

PSCLK1/GPIO4A
PSDAT1/GPIO4B
PSCLK2/GPIO4C
PSDAT2/GPIO4D
TP_CLK/PSCLK3/GPIO4E
TP_DATA/PSDAT3/GPIO4F

BATT_OVP 38
ADP_I
38

KSI0/GPIO30
KSI1/GPIO31
KSI2/GPIO32
KSI3/GPIO33
KSI4/GPIO34
KSI5/GPIO35
KSI6/GPIO36
KSI7/GPIO37
KSO0/GPIO20
KSO1/GPIO21
KSO2/GPIO22
KSO3/GPIO23
KSO4/GPIO24
KSO5/GPIO25 Int. K/B
KSO6/GPIO26 Matrix
KSO7/GPIO27
KSO8/GPIO28
KSO9/GPIO29
KSO10/GPIO2A
KSO11/GPIO2B
KSO12/GPIO2C
KSO13/GPIO2D
KSO14/GPIO2E
KSO15/GPIO2F
KSO16/GPIO48
KSO17/GPIO49

KSO1
KSO2

DAC_BRIG
EN_DFAN1
IREF

DA Output
55
56
57
58
59
60
61
62
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
81
82

R462 R463

68
70
71
72

AD_BID0

3S/4S#
BATT_TEMP 36

+5VS

2
1
47K_0402_5%

+3VALW
KSI0
KSI1
KSI2
KSI3
KSI4
KSI5
KSI6
KSI7
KSO0

DAC_BRIG/DA0/GPIO3C
EN_DFAN1/DA1/GPIO3D
IREF/DA2/GPIO3E
DA3/GPIO3F

38
ECAGND
2
1
C204 0.01U_0402_16V7K

IN

EC_SCI#

EC_SCI#
PM_CLKRUN#

AD

ACOFF

NC

PLT_RST#

2
1
47K_0402_5%

14

2
1
R168
47K_0402_5%
2
1
C240
0.1U_0402_16V4Z

PCICLK
PCIRST#/GPIO05
ECRST#
SCI#/GPIO0E
CLKRUN#/GPIO1D

BATT_TEMP
BATT_OVP

12
+3VALW

12
13
37
20
38

BATT_TEMP/AD0/GPIO38
BATT_OVP/AD1/GPIO39
ADP_I/AD2/GPIO3A
Input
AD3/GPIO3B
AD4/GPIO42
SELIO2#/AD5/GPIO43

63
64
65
66
75
76

PWM Output

INVT_PWM 19
BEEP#
31

12 LPC_CLK0

INVT_PWM
BEEP#

LPC_AD3
LPC_AD2
LPC_AD1
LPC_AD0

21
23
26
27

INVT_PWM/PWM1/GPIO0F
BEEP#/PWM2/GPIO10
FANPWM1/GPIO12
ACOFF/FANPWM2/GPIO13

1 @ 33_0402_5%

GA20/GPIO00
KBRST#/GPIO01
SERIRQ#
LFRAME#
LAD3
LAD2
LAD1
LAD0 LPC & MISC

R181 2

1
2
3
4
5
7
8
10

AGND

C286
@ 22P_0402_50V8J
2
1

14
EC_GA20
14 EC_KBRST#
12
SERIRQ
12 LPC_FRAME#
12
LPC_AD3
12
LPC_AD2
12
LPC_AD1
12
LPC_AD0

69

LID_SW#
1
100K_0402_5%

E51RXD_P80CLK 26
E51TXD_P80DATA 26

R165

2
R182

Place on RAM door

E51RXD_P80CLK
E51TXD_P80DATA

ACES_85205-0400
@

AVCC

@
1
R183

VCC
VCC
VCC
VCC
VCC
VCC

U12

KSO[0..17]

C160

29

67

9
22
33
96
111
125

KSI[0..7]

C182

JP4
KSI[0..7]

OUT

C241

2
2
0.1U_0402_16V4Z

+3VALW

1
2+EC_VCCA
2 FBM-L11-160808-800LMT_0603
1
C228
C247
1000P_0402_50V7K
1000P_0402_50V7K
1
1
2

0.1U_0402_16V4Z
1
2

NC

0.1U_0402_16V4Z
1
1
C287

C285

ECAGND

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Wednesday, December 10, 2008

Sheet
1

28

of

47

2 0.1U_0402_16V4Z
U16
EC_SPICS#/FSEL#_R
SPI_WP#
SPI_HOLD#

U17
8
6 R200 1
5 R201 1
2 R214 1

2 0_0402_5%
2 0_0402_5%
2 0_0402_5%

EC_SPICLK 28
EC_SO_SPI_SI 28
EC_SI_SPI_SO 28

MX25L8005M2C-15G_SOP8
28

JKB1

+5VS

To SW/B

RIGHT_BTN#
TP_DATA

JP16

C201
led12 2

0.1U_0402_16V4Z

led15

LEFT_BTN#

+5VS

TP_CLK

PWR_LED#
1
HT-191NBQA_BLUE_0603
LED22

KSO0
KSI1
KSI2
KSI3
KSI4
KSI5

PWR_LED#
1
HT-191NBQA_BLUE_0603

+3VS

KSI1

Wireless on BTN#

C316

KSI2

Blue Tooth on BTN#

0.1U_0402_16V4Z

KSI3

Save Energy_BTN#

KSI4

D22

D21

PJDLC05_SOT23-3

PJDLC05_SOT23-3

Backup_BTN#

LED24

C216
led18
0.1U_0402_16V4Z

PWR_LED#
1
HT-191NBQA_BLUE_0603

+3VALW

HT-297UD/CB _BLUE/AMB_0603
1
R439

+5VALW
27
28

+5VS

R440

2
453_0402_1%

led10
240_0402_5%

2
@

PWR_SUSP_LED#

PWR_LED#
+3VALW

LED10

28 VOL_UP#

C264 1

100P_0402_50V8J

KSO7

C256 1

100P_0402_50V8J

KSO14

C263 1

100P_0402_50V8J

KSO6

C255 1

100P_0402_50V8J

KSO13

C262 1

100P_0402_50V8J

KSO5

C254 1

100P_0402_50V8J

KSO12

C261 1

100P_0402_50V8J

KSO4

C253 1

100P_0402_50V8J

KSI0

C267 1

100P_0402_50V8J

KSO3

C252 1

100P_0402_50V8J

KSO11

C260 1

100P_0402_50V8J

KSI4

C271 1

100P_0402_50V8J

KSO10

C259 1

100P_0402_50V8J

KSO2

C251 1

100P_0402_50V8J

KSI1

C268 1

100P_0402_50V8J

KSO1

C250 1

100P_0402_50V8J

KSI2

C269 1

100P_0402_50V8J

KSO0

C249 1

100P_0402_50V8J

KSO9

C258 1

100P_0402_50V8J

KSI5

C272 1

100P_0402_50V8J

2
R164

PWR_LED#
PWR_SUSP_LED#

5
6

3
4

R230
100K_0402_5%

+3VS
HT-297UD/CB _BLUE/AMB_0603
+5VALW

1
R455

2
453_0402_1%

+3VS

PWR_SUSP_LED#

100P_0402_50V8J

100P_0402_50V8J

LED15

AC_LED#
10K_0402_1%
@

Q44

14,28,34,35,38 ACIN
5IN1_LED# 23

SATA_LED# 13

Q1B
2N7002DW-T/R7_SOT363-6

Q1A
2N7002DW-T/R7_SOT363-6

R456

PWR_LED#

2
G

R457
100K_0402_5%
1

C274 1

+5VS

led15
240_0402_5%

C273 1

KSI7

Q25B

R229
100K_0402_5%

PWR_LED#

KSI6

100P_0402_50V8J

28 PWR_SUSP_LED

LED12

100P_0402_50V8J

Q25A

PWR_SUSP_LED#

2N7002DW-T/R7_SOT363-6

PWR_LED

led12 2
240_0402_5%
@

R444

2N7002DW-T/R7_SOT363-6
2

28

+5VS

2
453_0402_1%

1
R443

+5VALW

C257 1

R1

C270 1

1
100K_0402_5%SW3
SMT1-05-A_4P
3
1

HT-297UD/CB _BLUE/AMB_0603

KSO8

VOL_UP#

KSI3

KSO15

SW5
SMT1-05-A_4P
1

2N7002_SOT23

100P_0402_50V8J

RIGHT_BTN#3

100P_0402_50V8J

SW4
SMT1-05-A_4P
1

C266 1

LEFT_BTN# 3

C265 1

KSO17

VOL_DOWN#

28 VOL_DOWN#

conn@ ACES_85201-26051
KSO16

SW2
SMT1-05-A_4P
1
100K_0402_5%
3
1

2
R156

5
6

BT_LED# 28
Mini1_LED# 26

ACES_85201-1205
CONN@

G1
G2

KSO0

LED21

+3VS

+5VS

1
2
3
4
5
6
7
8
9
10
11
12

ACES_85201-0605
CONN@

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

C426
100P_0402_50V8J

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

(Right)

KSO0
KSO1
KSO2
KSO3
KSO4
KSO5
KSO6
KSO7
KSO8
KSO9
KSO10
KSO11
KSO12
KSO13
KSO14
KSO15
KSO16
KSO17
KSI0
KSI1
KSI2
KSI3
KSI4
KSI5
KSI6
KSI7

(Left)

C428
100P_0402_50V8J

6
5
4
3
2
1

TP_CLK
TP_DATA
LEFT_BTN#
RIGHT_BTN#
1

33P_0402_50V8K

PWR_LED#
1
HT-191NBQA_BLUE_0603

TP_CLK
TP_DATA

@
C302

LED19
led10

KSO[0..17] 28

28
28

KSI[0..7]

KSO[0..17]

+5VS

@
R197

0_0402_5%

KSI[0..7]

INT_KBD Conn.

JTP1

MX25L8005M2C-15G_SOP8

Reserved for BIOS simulator.


Footprint SO8

5
6

VDD
SCK
SI
SO

EC_SPICLK
EC_SO_SPI_SI
EC_SI_SPI_SO

CE#
WP#
HOLD#
VSS

To TP/B Conn.

+SPI_VCC

8
6
5
2

VDD
SCK
SI
SO

5
6

R215 1
R199 1

+3VALW

CE#
WP#
HOLD#
VSS

EC_SPICS#/FSEL#_R 1
3
2 4.7K_0402_5% SPI_WP#
7
2 4.7K_0402_5% SPI_HOLD#
4

1
3
7
4

28 EC_SPICS#/FSEL#

+SPI_VCC

C303 1

2
0_0603_5%

R454 2
1
0_0402_5%

1
R198

+3VALW

+3VS

HT-297UD/CB _BLUE/AMB_0603
HT-297UD/CB _BLUE/AMB_0603

+5VS

R273

2
240_0402_5%

2
4
453_0402_1%

1
R272

PWR_SUSP_LED#

+5VALW

PWR_LED#

+5VS

1
R468
R469

2
453_0402_1%

led18
240_0402_5%

2
@

LED8

+5VALW

Compal Footprint

PWR_SUSP_LED#

MEDIA_LED#

Lid Switch

PWR_LED#

(Hall Effect Switch)

LED18

+3VALW

HT-297UD/CB _BLUE/AMB_0603

BATT_AMB_LED# 28

BATT_GRN_LED#

BATT_GRN_LED# 28

1
2
300_0402_5%

2
R296

1
2
300_0402_5%

R2

1
2
300_0402_5%

(BLUE)

(BLUE)

1
HT-191NBQA_BLUE_0603

2
R447

1
2
300_0402_5%

(BLUE)

1
HT-191NBQA_BLUE_0603

AC_LED#
2
C430
0.1U_0402_16V4Z
1

LED16

MEDIA_LED#
+5VALW

2
R465

1
2
300_0402_5%

(BLUE)

1
HT-191NBQA_BLUE_0603

R277
47K_0402_5%

AC_LED#

OUTPUT

U27
A3212ELHLT-T_SOT23W-3

AC_LED#

1
D27
1

2
RB751V_SOD323

LID_SW#

14,28

C429
10P_0402_50V8J

(BLUE)

1
HT-191NBQA_BLUE_0603
LED7

+5VS

+5VALW

1
HT-191NBQA_BLUE_0603

LED6
+5VS

1
2
300_0402_5%

GND

LED5
2
R298

2
R453

LED14
LED9

+5VS

+5VALW

BATT_AMB_LED#

2
240_0402_5%

R275

+5VALW

2
4
453_0402_1%

LED13
1
R274

+5VALW

VDD

15" ONLY

NUM_LED# 28

Issued Date

1
HT-191NBQA_BLUE_0603

CAPS_LED# 28

Compal Electronics, Inc.

Compal Secret Data

Security Classification

(BLUE)

2007/09/14

Deciphered Date

2007/12/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Wednesday, December 10, 2008

Sheet

29

of

47

Power Button
ON/OFF switch

HDA MDC Conn.


+3VALW

TOP Side

2
@ 10K_0603_5%

R155

JMDC1

100K_0402_5%

Bottom Side

D16

14 HDA_SDOUT_MDC

ON/OFF

28

51ON#

35

14 HDA_SYNC_MDC
R243 1
14 HDA_SDIN1
14 HDA_RST_MDC#

2 22_0402_5%
MDC@

HDA_SDIN1_MDC

GND1
RES0
IAC_SDATA_OUT
RES1
GND2
3.3V
IAC_SYNC
GND3
IAC_SDATA_IN
GND4
IAC_RESET#
IAC_BITCLK

2
4
6
8
10
12

DAN202UT106_SC70-3

+3VALW
HDA_BITCLK_MDC 14

1
10P_0402_50V8J
2

13
14
15
16
17
18

C371
MDC@
C227

R252 MDC@
0_0402_5%
ACES_88018-124G

D15

Connector for MDC Rev1.5


ON/OFFBTN#

1 MDC@ 2
R256
0_0402_5%

C402
MDC@
1U_0603_10V4Z

1
3
5
7
9
11

20mil

MDC@

GND
GND
GND
GND
GND
GND

R144

+3VALW

6
5

R145

2
@ 10K_0603_5%

SW1
SMT1-05-A_4P
1
3

RLZ20A_LL34

C391
MDC@
22P_0402_50V8J

1
EC_ON

EC_ON

S 2N7002_SOT23

Q16

2
G

28

1000P_0402_50V7K
1

R146
10K_0402_5%

Power ON Circuit

For South Bridge

+3VS
+3VALW

+3VALW

14
P

@C11
@
C11
1U_0805_25V4Z

R7

2
@ 0_0402_5%

MCP_PWRGD 14

2
G
@ Q2
2N7002_SOT23

O
7

SUSP

34,43

U1B
SN74LVC14APWLE_TSSOP14

2
1

1
D

U1A
SN74LVC14APWLE_TSSOP14

14

@ R5
180K_0402_5%

28

EC_PWROK

R6

0_0402_5%

+3VS
+3VALW

+3VALW

14
I

+3VALW

13

U1F
SN74LVC14APWLE_TSSOP14
O

10

12

I
G

11

14

U1E
SN74LVC14APWLE_TSSOP14

14

+3VALW

O
G

0.1U_0402_16V4Z

@ C12

U1D
SN74LVC14APWLE_TSSOP14

P
5

RB751V_SOD323

U1C
SN74LVC14APWLE_TSSOP14

SUSP# 1

27,28,34,39,41,43 SUSP#

10K_0402_1%

D2

14

@ R8

2007/09/14

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

2007/12/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Sheet

Wednesday, December 10, 2008


E

30

of

47

+5VAMP
+VDDA
1

1
R430

2
0_0805_5%

R423
10K_0402_5%

60mil
C516

+5VS

2
1U_0402_6.3V4Z

R424
10K_0402_5%
1

2
C
2

Q43

2
B
E

560_0402_5%

1
R429

0.01U_0402_16V7K

ALC268

2SC2411K_SOT23

268@
888VC@

560_0402_5%

D26
RB751V_SOD323

10mil

HD Audio Codec

R428
10K_0402_5%

C413

L39
MBK1608121YZF_0603
1
2

+3VS_DVDD
1

MIC2_VREFO
+3VS

R427

C414
10U_0805_10V4Z
0.1U_0402_16V4Z
2
2

C419
32 LINE_L-SURR_L

C425

32 LINE_R-SURR_R

32

MIC1_L

32

MIC1_R

C427

C420
C424

32 LINEIN_PLUG#
32 MIC_PLUG#

Sense Pin

SENSE A

SENSE B

R265 2

1 39.2K_0402_1%

LINEIN_PLUG#
MIC_PLUG#

R261 1
R260 2

2 10K_0402_1%
1 20K_0402_1% 32

Impedance

PORT-A (PIN 39, 41)

20K

PORT-B (PIN 21, 22)

10K

PORT-C (PIN 23, 24)

5.1K

PORT-D (PIN 35, 36)

39.2K

PORT-E (PIN 14, 15)

20K

PORT-F (PIN 16, 17)

10K

PORT-G (PIN 43, 44)

5.1K

PORT-H (PIN 45, 46)

SPDIF

1
R266

AMP_LEFT

36

AMP_RIGHT

SURR_L

39

HP_LEFT-FRONT_LEFT

MIC2_R

SURR_R

41

HP_RIGHT-FRONT_RIGHT

LINE1_L

SIDE_L

45

SIDE_R

46
43

20

CD_R

LFE

44

19

CD_GND
BITCLK

AMP_RIGHT 32

1
R262

SDATA_IN

HP_RIGHT-FRONT_RIGHT

R13
Amic@

HDA_BITCLK_AUDIO

PCBEEP

14

37

LINE1_VREFO

29

LINE2_VREFO
MIC1_VREFO_L

28

2
3
13
34

MIC1_VREFO_R
SPDIFO2
GPIO0/DMIC_CLK MIC2_VREFO
SENSE A
SENSE B
VREF

30

47

SPDIFI/EAPD

JDREF

40

SENSE C

33

AVSS1
AVSS2

26
42

SYNC
SDATA_OUT

SPDIFO
GPIO1/DMIC_DATA
DVSS

C119

5
6

MIC1_VREFO_L

32

MIC1_VREFO_R
MIC2_VREFO
CODEC_VREF

27

10mil
1

C530
C531
10U_0805_10V4Z

2
R267
20K_0402_1%

1
0.1U_0402_16V4Z
2

close codec
1
R438

1
R280
@

2
0_0805_5%

1
R278

2
0_0805_5%

2
0_0805_5%

1
R279

2
0_0805_5%

2
0_0805_5%

1
R282

2
0_0805_5%

GND

G1
G2

ACES_88266-04001
CONN@

10mil

1
R281

D3

1
2
3
4

10P_0402_50V8J

AGND

Issued Date

JMIC2
1
2
3
4

ALC888S-VC_LQFP48_7x7

DGND

HDA_SDIN0 14

PIN37_VREFO

RESET#

2 22_0402_5%

GNDA

GND

GNDA

Compal Electronics, Inc.

Compal Secret Data


2006/12/25

2007/12/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
B

32

2 C412
22P_0402_50V8J

2
1
10_0402_5%

R74

Security Classification

Dmic@ R11
15mil
FBMA-L11-160808-800LMT_0603
DMIC_CLK
1
2 INT_MIC_R
DMIC_DATA
2
1
FBMA-L11-160808-800LMT_0603
Dmic@ R12

HP_LEFT-FRONT_LEFT 32

MIC1_L

31

2SPDIF_R 48
0_0402_5%
DMIC_DATA
4
7

AMP_LEFT 32

FRONT_R

MIC1_R

220P_0402_50V7K

+3VS
35

CENTER

MIC2_L

LINE1_R

C529

Amic@

C410
10U_0805_10V4Z
0.1U_0402_16V4Z
2
2

CD_L

10

EAPD

LINE2-R

14 HDA_SYNC_AUDIO

28

15

11

SENSE_A

DVDD

FRONT_L

14 HDA_RST_AUDIO#

Codec Signals

39.2K

LINE2-L

MIC1_C_L
21
4.7U_0805_6.3V6K
MIC1_C_R
22
4.7U_0805_6.3V6K
MONO_IN
12

DMIC_CLK
HP_PLUG#

14

MIC2_C_L
16
4.7U_0805_6.3V6K
MIC2_C_R
17
4.7U_0805_6.3V6K
LINE_C_L
23
4.7U_0805_6.3V6K
LINE_C_R
24
4.7U_0805_6.3V6K
18

14 HDA_SDOUT_AUDIO

DVDD_IO

U26

38

2
0.1U_0402_16V4Z

+3VS

C417

25

C411
2

INT_MIC

C421

R264 1K_0402_1%
2
1

Amic@
R276
INT_MIC_R
2
1
FBMA-L11-160808-800LMT_0603

L40
MBK1608121YZF_0603
1
2

+1.5VS_DVDD

INT_MIC_R

10mil

40mil

AVDD2

C422
10U_0805_10V4Z

0.1U_0402_16V4Z
1
1
C532

AVDD1

+VDDA

L23 1
2
FBM-L11-160808-800LMT_0603

R434
2.2K_0402_5%

Amic@

15mil

+AVDD_HDA

32 HP_PLUG#

C533

4.75V

4.7U_0805_10V4Z

BOM Option

2
2.4K_0402_1%

C514 1
1U_0402_6.3V4Z

MCP_SPKR

MONO_IN

ALC888S-VC
14

BYP

G9191-475T1U_SOT23-5

C523

SM05T1G_SOT23-3

SHDN

+VDDA
1

OUT
GND

C515 1
1U_0402_6.3V4Z

40mil

FBMA-L11-160808-800LMT_0603

BEEP#

1
1
L42 1
C518
C522
2
KC FBM-L11-201209-221LMAT_0805
10U_0805_10V4Z
2
2
0.1U_0402_16V4Z

(output = 300 mA)

IN

28

C517
1
1U_0402_6.3V4Z

R422

U33

L41 1
2
KC FBM-L11-201209-221LMAT_0805

Title

SCHEMATIC MB A4681
Size
B

Document Number

Rev
B

401627

Date:

Wednesday, December 10, 2008


G

Sheet

31
H

of

47

Int. Speaker Conn.

+5VAMP

W=40mil

31 HP_LEFT-FRONT_LEFT

HP_RIGHT-FRONT_RIGHT 1
C534
HP_LEFT-FRONT_LEFT 1
C539

HP_RIGHT_C
2
2.2U_0805_10V6K
HP_LEFT_C
2
2.2U_0805_10V6K

1
1

21

HP_EN

28
2

INR_H
INL_H

HP_R
HP_L

13
16

HPOUT_R
HPOUT_L

NC
NC

3
14

VSS

12

GND
PGND
PGND
CGND
GND

26
4
20
10
29

VOL_AMP

39K_0402_5%

1
C526
1U_0603_10V4Z
2

SET

9
11

CP+
CP-

22

BIAS

C519

23

SPK_R+
SPK_R-

2 0_0603_5%
2 0_0603_5%

1
1

D8
PJDLC05_SOT23-3

20mil

2
0.01U_0402_16V7K

1
2

1
2

3
4

G1
G2

ACES_88266-02001
CONN@

C521
1U_0603_10V4Z

<BOM Structure>

S/PDIF Out JACK


LINE Out/Headphone Out

1
2

2
G
Q42
2N7002_SOT23

Left

Right
R46
R40

2.2U_0805_10V6K
2

1
C525

R433
100K_0402_1%

G1
G2

JSKP2
SPKR+
SPKR-

EC_MUTE

3
4

APA2051QBI-TRG_TQFN28_4X4
VOL_AMP

1
2

2 100K_0402_5%

5
6

SPKL+
SPKL-

R426 1

LOUT+
LOUT-

HP_RIGHT_R
39K_0402_5% HP_LEFT_R

D1
PJDLC05_SOT23-3

25

15

7
17

ROUT+
ROUT-

/AMP EN

+5VAMP

Gain= 14dB

INR_A
INL_A

24

R437

R425
30K_0402_5%

SPKR+
SPKR-

2 100K_0402_5%

1
2

ACES_88266-02001
CONN@

R432 1

R435

SPK_L+
SPK_L-

+5VAMP
31 HP_RIGHT-FRONT_RIGHT

20mil

2
4.7U_0805_10V4Z

19
18

HPF Fc = 604Hz

27
1

C527

2 0_0603_5%
2 0_0603_5%

1
1

560_0402_5%

560_0402_5%

U34

JSPK1

R9
R4

VDD

PVDD
PVDD

AMP_RIGHT_C
1U_0402_6.3V4Z
AMP_LEFT_C
1U_0402_6.3V4Z

HVDD

1
C536
AMP_LEFT_C-1
1
2
1
C537
C538
0.47U_0603_16V4Z
R436
R431

CVDD

AMP_LEFT

1
1

AMP_RIGHT

31

0.1U_0402_16V4Z

C535
0.47U_0603_16V4Z
AMP_RIGHT_C-1
1
2

31

2
0.1U_0402_16V4Z
C524

C520

SPKL+
SPKL-

+3VS

EC_MUTE 28
HP_PLUG#

HP_PLUG# 31
2

C508

330P_0402_50V7K
1
<BOM Structure>
HPOUT_L 1 R413
HPOUT_R 1 R411

HPOUT_L_1 1
2
56_0402_1%
L34
HPOUT_R_1 1
2
56_0402_1%
L33

HPOUT_L_2
2
FBMA-L11-160808-800LMT_0603
HPOUT_R_2
2
FBMA-L11-160808-800LMT_0603

1 R414

C507

0_0402_5%

330P_0402_50V7K
1 <BOM Structure>
@
1
2HPPLUG#
R415 0_0402_5%

JHP1
1
2
6
3

SPDIF_PLUG#

31

5
4
7
8
10

SPDIF

SPDIF
+5VSPDIF

1
+5VAMP

C509

+5VAMP

SINGA_2SJ-E373-T01
CONN@

LINE-IN JACK

R409
100K_0402_5%

2
100P_0402_50V8J

HP_PLUG#

JLINE1
8
7

SPDIF_PLUG#

Q23A
2N7002DW-T/R7_SOT363-6

LINEIN_PLUG#

31 LINEIN_PLUG#

Q24
AO3413_SOT23-3

Q23B
2N7002DW-T/R7_SOT363-6

5
4

R410
100K_0402_5%

+5VSPDIF
31 LINE_R-SURR_R

LINE_R-SURR_R
LINE_L-SURR_L

31 LINE_L-SURR_L

1
R421
1
R420

2
75_0402_1%
2
75_0402_1%

L38
1

FBM-11-160808-700T_0603
LINE_R_R
2

1
L37

LINE_L_R
2
FBM-11-160808-700T_0603
1
1
C512
220P_0402_50V7K
2

4
3
6
2
1
SINGA_2SJ-E351-S03
CONN@

C513
220P_0402_50V7K

(HDA Jack)

MIC JACK
MIC1_VREFO_R

31

MIC1_R

31

MIC1_L

1
R418
MIC1_L
1
R416

2 FBM-11-160808-700T_0603

2
1
75_0402_1% L36
2
1
75_0402_1% L35

1
C510
220P_0402_50V7K

2006/12/25

3
6
2
1

1
C511
220P_0402_50V7K

SINGA_2SJ-E351-S01
CONN@

(HDA Jack)

Compal Electronics, Inc.


2007/12/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A

MIC1_L_1

Compal Secret Data

Security Classification
Issued Date

5
4

MIC1_R_1

2 FBM-11-160808-700T_0603

MIC_PLUG#

MIC_PLUG#

MIC1_R

31

R419
2.2K_0402_5%
2

R417
2.2K_0402_5%

8
7

MIC1_VREFO_L

JMIC1

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Sheet

Wednesday, December 10, 2008


E

32

of

47

H20
H_3P0
@

H14
H_3P0

H33
H_3P0

H34
H_3P0

H35
H_3P0

H25
H_3P0

H23
H_3P0

H27
H_3P0

H17
H_3P0

H16
H_3P0

FAN1 Conn

+5VS
+5VS

+3VS

C79
1000P_0402_50V7K
1
2

H29
H_4P2

H32
H_3P2

H8
H_3P0
@

H13
H_3P0

H10
H_3P0

H9
H_3P0

H12
H_3P3N
@

H22
H_4P2

H11
H_3P3N

BAS16_SOT23-3
C110
10U_0805_10V4Z
1
2

C155
0.1U_0402_16V4Z

H28
H_4P2

H21
H_4P2

28 FAN_SPEED1
1

C80
1000P_0402_50V7K

JFAN1

40mil
+VCC_FAN1

R47
10K_0402_5%
1

1
2
3
ACES_85205-03001
CONN@

H15
H_4P1N
@

FIDUCIAL_C40M80

FIDUCIAL_C40M80

FD3
@

FIDUCIAL_C40M80

FIDUCIAL_C40M80

Compal Electronics, Inc.

Compal Secret Data

Security Classification
Issued Date

FD4

FD1

FD2

@ D10
1

APL5607KI-TRG_SO8

8
7
6
5

1
R85

GND
GND
GND
GND

EN_DFAN1

EN
VIN
VOUT
VSET

28

1
2
3
4

+VCC_FAN1
2
0_0402_5%

H19
H_3P0

H26
H_3P0
@ D9
1SS355_SOD323-2

U9

10U_0805_10V4Z
2

C111
1

2007/09/14

Deciphered Date

2007/12/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Wednesday, December 10, 2008

Sheet

33

of

47

+5VALW TO +5VS
+5VALW

+5VS

+3VALW TO +3V_SB

U24

C403

1
2
3
4

S
S
S
G

+3VALW
C406

AO4468_SO8

C405

R251
470_0603_5%

10U_0805_10V4Z
2
2
1U_0603_10V4Z

10U_0805_10V4Z
2
2
10U_0805_10V4Z

PJ21
2

JUMP_43X79
1

+3V_SB

D
D
D
D

C399

8
7
6
5

2 SUSP
G
Q31
2N7002_SOT23

R28
100K_0402_5%

2N7002_SOT23

+VSB

1
R38
47K_0402_5%

STB_SB#

STB_SB

C383

C388

AO4468_SO8

C398

10U_0805_10V4Z
2
2
1U_0603_10V4Z

10U_0805_10V4Z
2
2
10U_0805_10V4Z

2
1
1

STB_SB#

2
G

Q7
S

R39

2N7002_SOT23
C72
0.1U_0603_25V7K

1
2
3
4

S
S
S
G

D
D
D
D

470_0603_5%
R92

2
1U_0603_10V4Z

R253
470_0603_5%

+5VALW

2 SUSP
G
Q32
2N7002_SOT23

S
5VS_GATE

2N7002_SOT23

Q10

1
C116

1 1

C382

Q11 2
G

2
G

2N7002_SOT23
R36
100K_0402_5%

+3VS
U21

R37 2
0_0402_5%
1

+3VALW

28,42

+3VALW TO +3VS
8
7
6
5

1
C86

AO4468_SO8

Q30
@

2
G

14,28,29,35,38 ACIN

2
D

+5VALW

C85

0.1U_0603_25V7K

10U_0805_10V4Z

C71

1
2
3
4

S
S
S
G

C384

D
D
D
D

332K_0402_1%

10U_0805_10V4Z

R246
200K_0402_5%

2
Q28G
2N7002_SOT23

SUSP

U6
8
7
6
5

10U_0805_10V4Z

5VS_GATE

2
1
R241
200K_0402_5%

+VSB

SI4856ADY_SO8

AO4468_SO8

D
R231

2
G

<BOM Structure>
2
Q3 G
2N7002_SOT23

C356

R238
100K_0402_5%

0.1U_0603_25V7K

Q4

SUSP

SUSP

Q26
2N7002_SOT23

2
G

27,28,30,39,41,43 SUSP#

2N7002_SOT23
R235
10K_0402_5%
2

C27

2N7002_SOT23

+1.8VS

D
2 SUSP
G
Q27
2N7002_SOT23

1
1

R147
470_0603_5%
1

R234
470_0603_5%

2 SUSP
G
Q17
2N7002_SOT23

Compal Electronics, Inc.

Compal Secret Data

Security Classification
2007/09/14

Issued Date

2007/12/25

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A

2
G
S

Q33
2N7002_SOT23

Q22

+5VALW

2
G
3

2 SUSP
G
Q5
2N7002_SOT23

30,43

+0.75VS

R16
S

2
G

R258
100K_0402_5%

0.1U_0603_25V7K

ACIN
ACIN

SUSP

Q40
S
2N7002_SOT23

1M_0402_5%

1
1

SUSP

2 SUSP
G
Q41
2N7002_SOT23

1.1V_GATE

2
1
R17
150K_0402_5%

1.8VS_GATE

2
1
R232
510K_0402_5%

R21
470_0603_5%

+VSB

SYSON

SI4856/AO4430
+VSB

10U_0805_10V4Z
2
2
1U_0603_10V4Z

FDS8672

SYSON

10U_0805_10V4Z
2
2
1U_0603_10V4Z

10U_0805_10V4Z
2
2
10U_0805_10V4Z

2
10U_0805_10V4Z

R233
470_0603_5%

27,28,40

C28

C355

C55

C354

2.2M_0402_5%

C347

C54

1
2
3
4

S
S
S
G

D
D
D
D

C348

8
7
6
5

S
S
S
G

U20

SYSON#

26,27 SYSON#

D
D
D
D

+1.5VS

1
2
3
4

+1.5V

+1.1VS
U5

8
7
6
5

+1.1V_SB

+1.5V to +1.5VS

R257
100K_0402_5%

Title

SCHEMATIC MB A4681
Size
B
Date:

Document Number

Rev
B

401627
Sheet

Wednesday, December 10, 2008


E

34

of

47

PL1
SMB3025500YA_2P
1

VIN
2

VIN

VS

DC_IN_S1

PR1
1M_0402_1%
1
2

SINGA_2DC-G756I200

@PR2
@
PR2
10K_0402_5%

PR3
84.5K_0402_1%

PR7
20K_0402_1%

PC6
0.1U_0603_25V7K
2
1

PR4
22K_0402_5%
1
2

8
P

PU1A
LM358DT_SO8
PD1
GLZ4.3B_LL34-2

PR8
10K_0402_5%

PR6
10K_0402_1%
1
2 1

14,28,29,34,38 ACIN

PC4
1000P_0402_50V7K

PR5
0_0402_5%
1
2

1
PC2
100P_0402_50V8J

PC1
1000P_0402_50V7K

PC3
100P_0402_50V8J

PJP1

2
1

G
G

VIN

DC231000500

PR9
10K_0402_5%
1
2

PC5
1000P_0402_50V7K

RTCVREF

Vin Dectector

Min.
H-->L 16.976V
L-->H 17.430V

PBJ1
2

+RTCBATT
+RTCBATT

Typ
17.525V
17.901V

Max.
17.728V
18.384V

ML1220T13RE
45@

PJ1

+3VALWP

PJ2

+3VALW

+1.8VSP

JUMP_43X118

+1.8VS

JUMP_43X118

VIN
2

PJ3

+5VALWP

PD2
LL4148_LL34-2

N1

+5VALW

+0.75VSP

+VSBP

+1.5VP

+VSB

JUMP_43X118

PJ8

+1.05VS

IN
GND

PC9
10U_0805_10V4Z

PJ10

+1.1VALWP

+1.1V_SB

JUMP_43X118

PJ11

+MCP79_COREP

+MCP79_CORE

JUMP_43X118

PJ12

PC10
1U_0805_25V4Z

JUMP_43X118

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

2008/07/01

Deciphered Date

2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A

N2

JUMP_43X118

PJ9

1
OUT

+1.5V

3.3V

2
2

JUMP_43X118

PR15
200_0603_5%

PU2
G920AT24U_SOT89-3

+CHGRTC

+0.75VS

PJ6

PJ7
2

PC8
0.1U_0603_25V7K

RTCVREF
PR17
560_0603_5%
1
2

VS
+1.05VSP

PC7
0.22U_1206_25V7K

JUMP_43X118

PR16
560_0603_5%
1
2

JUMP_43X79

JUMP_43X39

PR14
22K_0402_1%
1
2

51ON#

PJ5
PR11
68_1206_5%

PR12
200_0603_5%
1
2

PR13
100K_0402_1%

30

JUMP_43X118

1
PR10
PQ1
68_1206_5%
TP0610K-T1-E3_SOT23-3

CHGRTCP

PJ4

PD3
LL4148_LL34-2
2
1

BATT+

Title

SCHEMATIC MB A4681
Size Document Number
Custom

Rev
B

401627

Date:

Wednesday, December 10, 2008


D

Sheet

35

of

47

PH1 under CPU botten side :


CPU thermal protection at 92 degree C
Recovery at 70 degree C
VL
VL
VL
2

VMB
SUYIN_200045MR007G193ZR

PR18
100K_0402_1%

PU3A
LM393DG_SO8

LL4148_LL34-2

PR26
100K_0402_1%

PR27
1K_0402_1%

PR24
100K_0402_1%
2
1
VL

1
2

PC15
1000P_0402_50V7K

1
2

+3VALWP

PR23
11.3K_0402_1%

PR25
6.49K_0402_1%
2
1

PC14
0.22U_0603_16V7K

2
1

PR22
100_0402_1%

PD4
O

TM_REF1

PR21
100_0402_1%

PQ2
DTC115EUA_SC70-3

PR20
18K_0402_1%
1
2

PC13
0.01U_0402_25V7K

MAINPWON 4,37

PR19
100K_0402_1%
1
2

PC11
0.1U_0603_25V7K

PH1
100K_0603_1%_TH11-4H104FT
2

PC12
1000P_0402_50V7K

EC_SMCA
EC_SMDA

BATT+
1

BATT_S1
1

1
2
3
4
5
6
7
8
9

1
2
3
4
5
6
7
GND
GND

PJP2

PL2
SMB3025500YA_2P
1
2

BATT_TEMP 28

PH2 near main Battery CONN :


BAT. thermal protection at 92 degree C
Recovery at 56 degree C

EC_SMB_CK1 28
EC_SMB_DA1 28

VL

@ PR28
@PR28
47K_0402_1%

@PR29
@
PR29
47K_0402_1%
1
2

PQ3
TP0610K-T1-E3_SOT23-3

@ PR33
@PR33
15.4K_0402_1%

PU3B
LM393DG_SO8

@ PC18
@PC18
0.22U_0603_16V7K

@PD5
@
PD5
LL4148_LL34-2
2
1

P
O

5
TM_REF1

PR31
@ 13.7K_0402_1%
1
2

1
2

VL

+VSBP

1
PC17
0.1U_0603_25V7K

PR32
22K_0402_1%
1
2

VL

1
PR30
100K_0402_1%

PC16
0.22U_1206_25V7K

@PH2
@
PH2
100K_0603_1%_TH11-4H104FT

B+

VL

PR35
0_0402_5%
2

PQ4
2N7002W-T/R7_SOT323-3

2
G

37,42 POK

PC19
0.1U_0402_16V7K

PR34
100K_0402_1%

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

2008/07/01

Deciphered Date

2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
A

Title

SCHEMATIC MB A4681
Size Document Number
Custom

Rev
B

401627

Date:

Wednesday, December 10, 2008


D

Sheet

36

of

47

ISL6237_B+

PR40

PHASE2

PC33

PHASE1

16

0.1U_0603_25V7K
LX5

LGATE1

18

DL5

DL3

23

FB3

VL

LGATE2

30

OUT2

32

REFIN2

PGND

22

OUT1

10

FB1

11

BYP

SKIP

29

2VREF_ISL6237
1

1
+ PC36
C
150U_D2E_6.3VM_R18

25

PQ8
AO4712_SO8

PR42
61.9K_0402_1%
2

BST5A 2
0_0603_5%

LX3

PC26
2200P_0402_50V7K
2
1

3
2
1

17

@ PR38
4.7_1206_5%
2
1

DH5

BOOT1

5
6
7
8

VCC

LDO

6
VIN

BOOT2

19
15

2
PR44
10K_0402_1%
1
2

PR43
10K_0402_1%

24

PVCC

UGATE1

PC32
0.1U_0603_25V7K

UGATE2

3
2
1

PR39
1 BST3A
0_0603_5%

TP

26

PL3
2
1
10UH_MSCDRI-104A-100M-E_4.6A_20%

PC30
1U_0603_10V6K
1
2

2
2

PQ7
AO4712_SO8

33

+5VALWP

8
7
6
5

DH3

PQ6
AO4466_SO8
4

PC35
680P_0603_50V7K
2
1

PU4

1
2
3

PC34
680P_0603_50V7K
2
1

2
1

PR41
0_0402_5%

+3VALWP

@ PR37
4.7_1206_5%
2
1

PL4
1
2
10UH_MSCDRI-104A-100M-E_4.6A_20%

4.7U_0805_6.3V6K

PC29
2
1

1U_0603_10V6K

PC28
1
2

2
1

PC27
0.1U_0603_25V7K

PC25
4.7U_1206_25V6K
2
1

5
6
7
8
8
7
6
5

VL
PQ5
AO4466_SO8
4

1
2
3

PC20
470P_0402_50V7K

PC23
2200P_0402_50V7K
2
1

@ JUMP_43X118

PC22
4.7U_1206_25V6K
2
1

PC21
4.7U_1206_25V6K
2
1

PC24
4.7U_1206_25V6K
2
1

PR36
0_0805_5%
1
2

PJ13

PC31
330U_D3L_6.3VM_R25M

ISL6237_B+

B+

FB5

REF

PC37 0.22U_0603_10V7K

LDOREFIN

@ PR45
2
PR46
1

20
4
14

POK2

28

EN_LDO

POK1

13

EN1

ILIM1

12

POK

36,42

PR49
ILM1

330K_0402_1%
1

GND
21

TON

ILIM2

31

ILIM2

1
330K_0402_1%

ISL6237IRZ-T_QFN32_5X5

NC
5

EN2

PR54
0_0402_5%

+5VALWP Ipeak=8.444A ; Imax=5.91A


Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
Vlimit=(5E-06 * 330K)/10=165mV
Ilimit=165mV/18m ~ 165mV/15m
=9.167A ~ 11A
Iocp=Ilimit+Delta I/2
=10.147A ~ 11.980A
Delta I=1.96A (Freq=400KHz)

2VREF_ISL6237 2

PC39
1U_0603_6.3V6M
2
1

2VREF_ISL6237 1

1
2

@ PR56
47K_0402_5%
1
2
PC40
0.047U_0402_16V7K

PR55
0_0402_5%
2
1

MAINPWON

1
2
PR53
806K_0603_1%

1
2

4,36

@ PR51
0_0402_5%

PR52
0_0402_5%

27

VL

PD7
1SS355_SOD323-2

NC

VL

PR50

PC41
0.047U_0402_16V7K
2
1

PR48
200K_0402_5%
1
2

PR47
100K_0402_1%
1
2

PC38
0.22U_0603_25V7K

PD6
RLZ5.1B_LL34
1
2

VS

0_0402_5%
1
0_0402_5%
2

PQ9
TP0610K-T1-E3_SOT23-3

+3.3VALWP Ipeak=8.444A ; Imax=5.91A


Rds(on)=18m ohm(max) ; Rds(on)=15m ohm(typical)
Vlimit=(5E-06 * 330K)/10=165mV
Ilimit=165mV/18m ~ 165mV/15m
=9.167A ~ 11A
Iocp=Ilimit+Delta I/2
=10.134A ~ 11.967A
Delta I=1.934A (Freq=300KHz)

Compal Electronics, Inc.

Compal Secret Data

Security Classification
2008/07/01

Issued Date

Deciphered Date

2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
4

Title

SCHEMATIC MB A4681
Size Document Number
Custom
Date:

Rev
B

401627

Wednesday, December 10, 2008

Sheet
1

37

of

47

B+

LX_CHG
PD8
2

OVPSET

ACOP

28

OVPSET

AGND

DL_CHG

LODRV

23

PGND

22

LEARN

21

CELLS

20

CELLS

ACOFF

VDAC

17

TP

29

PR83
499K_0402_1%
REGN

PR84

4.1V

887K

221K

1
2
1

@ PQ19
2N7002W-T/R7_SOT323-3

2
G

1
2
1

PR84
0_0402_5%
1
2

24751_VREF

VADJ

4.2V

2
1

PQ21
2N7002W-T/R7_SOT323-3

Deciphered Date

PQ22
2N7002W-T/R7_SOT323-3

28

Compal Electronics, Inc.


2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C

2
G

FSTCHG

Compal Secret Data


2008/07/01

CALIBRATE#

CHGEN#
D

2
1
S

2
D

PR87
100K_0402_1%

2
G

Security Classification
Issued Date

2
1

PR78

14,28,29,34,35

PR82
887K_0402_1%

@PR88
@
PR88
4.3K_0402_5%

ACIN

PC68
1000P_0402_50V7K

1
PR86
100K_0402_1%
PR91
105K_0402_1%

Calibrate#

6
PC69
0.01U_0402_25V7K

4.0V

Charger ADJ

PQ20
SI2301BDS-T1-E3_SOT23-3

28

2
1

@ PR80
@PR80
0_0402_5%
1

PR93
100K_0402_1%

CP setting

ACGOOD#
PR79
340K_0402_1%

@ PR78
@PR78
100K_0402_1%

8
P

PU1B
LM358DT_SO8
7 0

PR85
10K_0402_1%
1
2

PC67
0.01U_0402_25V7K

PQ18
SSM3K7002F_SC59-3

24751_VREF

24751_VREF

28

2
1

ADP_I

VMB

RTCVREF
@PC64
@PC64
0.01U_0402_25V7K

IREF 28

S
1

PC65
100P_0402_50V8J

65W/90W#

15

PR74
100K_0402_1%

PQ17
SSM3K7002F_SC59-3

2
G

ACSET

PR92
100K_0402_1%

SRSET
PR73
10_0603_5%
1
2

IADAPT

16

SRSET

BATDRV

PR72
17.4K_0402_1%
2
1

14

CC=0.2~3.52A
IREF=0.77448*Icharge
Iref=0.155~3.52A

ICHG setting

2
ACGOOD

VS
3

13

PC63
0.1U_0603_25V7K

VADJ

BQ24751ARHDR_QFN28_5X5

28 BATT_OVP

2
G
PQ23
2N7002W-T/R7_SOT323-3

SE_CHG-

BAT

PR77
100K_0402_1%

12

PQ15_GATE

2
G
PR81
340K_0402_1%
2
1

0.1U_0402_16V7K

LI-3S :13.5V----BATT-OVP=1.501V
LI-4S :18.0V----BATT-OVP=2.001V
BATT-OVP=0.1112*VMB

PR75
100K_0402_1%
2
1
PC66
1
2

/BATDRV

24751_VREF
PR76
200K_0402_1%
2
1

24751_VREF

ACOFF

SE_CHG+

ACGOOD#

19
18

ACSET

CP POINT=(1.436V/3.3V)*(0.1/0.015)=2.901A

SRP
SRN

VADJ

PC62
0.1U_0603_25V7K

CP Point=(Vacset/Vvdac)*(0.1/PR56)=4.04A
65W adapter Vacset=3.3*(50K/(50K+64.9K))=1.436V

@PC60
@PC60
0.1U_0603_25V7K

PQ15_GATE

90W adapter Vacset=3.3*(100K/(64.9K+100K))=2.001V

PR90
64.9K_0402_1%
24751_VREF 1
2

11

100K_0402_1%

VREF

PC59
0.1U_0603_25V7K

PC61
1U_0603_10V6K

PQ16

PR71

24751_VREF 10

28

24751_VREF
SI2301BDS-T1-E3_SOT23-3

BATT+

PC58
0.1U_0402_16V7K
1
2

PR70
54.9K_0402_1%

Cells selector

CP Point Setting (I_adapter*85%)

28

@ PQ15
2N7002W-T/R7_SOT323-3
2
3S/4S#
G

PC56
0.47U_0603_16V7K
1
2
7

PR69
340K_0402_1%

PC55
1U_0603_10V6K

PR68
0_0402_5%
2

PQ14
AO4466_SO8

24

REGN

CELLS

ACSET

PR89
221K_0402_1%
2
1

PR66
@ 4.7_1206_5%

@ PR67
@PR67
47K_0402_1%

ACSET

4 Cell

Input UVP : 17.26V

VREF

PR65
54.9K_0402_1%

3 Cell
1

GND

CELLS

LL4148_LL34-2
PC52
0.1U_0603_25V7K

REGN

Input OVP : 22.3V

PR64
0.02_2512_1%

PL5
10UH_PCMB104T-100MS_6A_20%
1
2

25

PH

ACDRV
ACDET

PC152
10U_1206_25V6M
2
1

4
5

ACDRV

PC54
10U_1206_25V6M

DH_CHG

3
2
1

26

5
6
7
8

HIDRV

ACN
ACP

2
3

@ PC57
680P_0402_50V7K

ACN
ACP

/BATDRV

PQ12
AO4466_SO8

PQ13
AO4407A_SO8

PC53
10U_1206_25V6M

PR63
0_0603_5%
1
2

PR59
100K_0402_1%
2

BTST

27

PC45
2200P_0402_25V7K

BTST

PC51
0.1U_0805_25V7K
1
2

PC44
4.7U_1206_25V6K

2
PVCC

28

PC42
0.01U_0402_25V7K

3
2
1

@PC49
@PC49
0.1U_0603_25V7K

ACDET

24751_VREF

CHG_B+

PC43
4.7U_1206_25V6K

CHGEN

PC50
2.2U_0805_25V6K

PVCC

PU5
1

PC48
0.1U_0603_25V7K

JUMP_43X118
CHGEN#

5
6
7
8

5
6
7
8

4
1

2
2

PR62
340K_0402_1%

1
2

PJ14
1

PC47
0.1U_0402_16V7K
1
2

PR61
3.3_1210_5%

8
7
6
5

PR57
0.015_2512_1%

PR58
3.3_1210_5%

1
2
3

1
2
3

PR60
100K_0402_1%

8
7
6
5

PC46
0.01U_0402_25V7K

VIN

PQ11
AO4407A_SO8

3
2
1

PQ10
AO4407A_SO8

Title

SCHEMATIC MB A4681
Size Document Number
Custom

Rev
B

401627

Date:

Wednesday, December 10, 2008


D

Sheet

38

of

47

1
2

PC71
4.7U_1206_25V6K

1
2

PJ15
JUMP_43X118
2 2
1 1

VFB

PGOOD

VFB=0.75V

12

LX_1.05V

TRIP

11

+5VALW

PQ25
FDS6670AS_NL_SO8

@
PR97
4.7_1206_5%

+1.05VSP
1
+

V5FILT

LL

15

3
2
1
4

DRVH

DH_1.05V

PL6
2.2UH_PCMB061H-2R2MS_6A_20%
1
2

5
6
7
8

VOUT

13

PR96
PC72
0_0603_1%
0.1U_0603_25V7K
1
2BST_1.05V-1 1
2

D
D
D
D

TON

BST_1.05V

VBST

TP

@PC73
@PC73
0.1U_0402_16V7K

14

PU6

10

@
PC75
680P_0603_50V7K

3
2
1

1
2

1
2

TPS51117RGYR_QFN14_3.5x3.5

PC74
330U_D2E_2.5VM

2
G

DL_1.05V

S
S
S

PR99
9.09K_0402_1%

PGND
8

DRVL

PC78
1U_0603_10V6K

GND

@PC76
@
PC76
47P_0402_50V8J
1
2

V5DRV

PR98
300_0402_5%
1
2
1

+5VALW

B+

EN_PSV

27,28,30,34,41,43 SUSP#

PR94
300K_0402_5%
1
2

PR95
0_0402_5%
1
2

5
6
7
8

PQ24
AO4466_SO8

PC70
4.7U_1206_25V6K

51117_1.05V_B+

PC77
4.7U_0805_10V6K

PR100
7.32K_0402_1%
1
2

PR101
18K_0402_1%

VFB=0.75V
Vo=VFB*(1+PR100/PR101)=1.055V
Fsw=262KHz
Cout ESR=15m ohm
Rdsonmax=11.5m ohm, Rdsontyp=9m ohm
Ipeak=7.15A, Imax=3.5A
Delta I=((19-1.05)*(1.05/19))/(L*Fsw)=2.103A
=>1/2DeltaI=1.052A
Vtrip=Rtrip*10uA=9.09K*10uA=0.0909V
Iocpmin=Vtrip/Rdsonmax*1.3+1.052A=7.132A
Iocpmax=Vtrip/Rdsontyp*1.1+1.052A=10.233A
Iocp=7.132A~10.233A

2008/07/01

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

Deciphered Date

2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

SCHEMATIC MB A4681
Size Document Number
Custom

Rev
B

401627

Date:

Wednesday, December 10, 2008

Sheet
1

39

of

47

1
2

PC80
4.7U_1206_25V6K

1
V5FILT

VFB

PGOOD

DH_1..5V
LX_1..5V

LL

12

TRIP

11

V5DRV

10

@
PR105
4.7_1206_5%

1
+

+5VALW

1
2

S
S
S

1
2

TPS51117RGYR_QFN14_3.5x3.5

PQ27
FDS6670AS_NL_SO8

PC83
330U_D2E_2.5VM

2
@
PC84
680P_0603_50V7K

3
2
1

DL_1.5V
PR107
18K_0402_1%

PGND
8

PC87
1U_0603_10V6K

GND

@ PC85
@PC85
47P_0402_50V8J
1
2

DRVL

+1.5VP
C

15

14

VFB=0.75V

13

PL7
1.8UH_MSCDRI-104A-1R8N-E_9.5A_30%
1
2

VOUT

PR106
300_0402_5%
1
2
1

+5VALW

B+

3
2
1
3

DRVH

PR104
PC81
0_0603_1%
0.1U_0603_25V7K
1
2BST_1..5V-1 1
2

5
6
7
8

TON

BST_1..5V

D
D
D
D

TP

PU7
@PC82
@PC82
0.1U_0402_16V7K

VBST

PJ16
JUMP_43X118
2 2
1 1

EN_PSV

27,28,34 SYSON

PR102
300K_0402_5%
1
2

PR103
0_0402_5%
1
2

5
6
7
8

PQ26
AO4466_SO8

PC79
4.7U_1206_25V6K

51117_1.5V_B+

PC86
4.7U_0805_10V6K

PR108
10K_0402_1%
1
2

PR109
10K_0402_1%

VFB=0.75V
Vo=VFB*(1+PR108/PR109)=1.5V
Fsw=262KHz
Cout ESR=15m ohm
Rdsonmax=11.5m ohm, Rdsontyp=9m ohm
Ipeak=13.67A, Imax=8A
Delta I=((19-1.5)*(1.5/19))/(L*Fsw)=2.930A
=>1/2DeltaI=1.465A
Vtrip=Rtrip*10uA=18K*10uA=0.180V
Iocpmin=Vtrip/Rdsonmax*1.4+1.465A=12.645A
Iocpmax=Vtrip/Rdsontyp*1.2+1.465A=18.131A
Iocp=12.645A~18.131A

2008/07/01

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

Deciphered Date

2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

SCHEMATIC MB A4681
Size Document Number
Custom

Rev
B

401627

Date:

Wednesday, December 10, 2008

Sheet
1

40

of

47

PJ17
6268_NB_B+

6268_VCC
LX_NB
DH_NB

BST_NB-1

PC90
0.1U_0603_25V7K

0_0603_1%
+5VALW

PR110
0_0603_1%

PR112

PR111
1K_0402_1%

2
D

PC89
10U_1206_25V6M

JUMP_43X118
1

PC88
10U_1206_25V6M

B+

BST_NB

PQ28
SI7686DP-T1-E3_SO8

VCC

Imax=17A, Iocp=

15

BOOT

UG

PR1142

PVCC

14

LG

13

PGND

12

ISEN

11

6268_VCC

4.7_0603_5%
1
2 PC91

3
2
1

VIN

PHASE

PGOOD

16

GND

PU8

PR113
0_0603_5%

2.2U_0603_6.3V6K

0.87

0.80

0.79

0.77

0.75

D
D
D
D
3
2
1

PC93
330U_D2E_2.5VM

2
1

5
6
7
8

1
S
S
S
3
2
1

PC100
0.1U_0402_16V7K

PR129
100K_0402_5%
1
2

PR123
95.3K_0402_1%

2
D

2
G

MCP_CORE_VID0 14

PQ33
2N7002W-T/R7_SOT323-3

1
2

2
1

1
2

PR122
38.3K_0402_1%

PC97
0.01U_0402_25V7K
PR121
14.7K_0402_1%

1
2

1
PR119
2

57.6K_0402_1%

2
1
1

PR128
100K_0402_5%
1
2
14
MCP_CORE_VID1

2
G

@ PR126
@PR126
10K_0402_1%

PC99
0.1U_0402_16V7K

+3VALW

@ PC94
680P_0603_50V7K

@ PR133
22K_0402_1%

0.90

@ PR125
@PR125
10K_0402_1%

+3VALW

@ PR132
22K_0402_1%

PR130
23.7K_0402_1%

PQ32
2N7002W-T/R7_SOT323-3

0.98

PR127
100K_0402_5%
1
2
14
MCP_CORE_VID2

2
G
2

1.05

@ PR124
@PR124
10K_0402_1%

@ PR131
22K_0402_1%

PQ30
FDS6670AS_NL_SO8

+3VALW

PQ31
2N7002W-T/R7_SOT323-3

VID2 VID1 VID0 voltage

PR120
17.8K_0402_1%

PR118
49.9K_0402_1%

2
1
2

PC98
6800P_0402_25V7K

1
2

PC96
22P_0402_50V8J

PC95
@0.1U_0402_16V7K

+MCP79_COREP
1

@ PR115
4.7_1206_5%

10

VO

FSET

3.74K_0402_1%
ISL6268CAZ-T_SSOP16

S
S
S

PQ29
FDS6670AS_NL_SO8

5
6
7
8
ISEN_NB 1

FB

COMP
6

27,28,30,34,39,43 SUSP#

PR117
0_0402_5%
1
2

EN

D
D
D
D

PR116
5

(+1.05~+0.75VSP)

PL8
1UH_PCMB103E-1R0MS_20A_20%
1
2

PC92
2.2U_0603_6.3V6K

DL_NB

6268_VCC

PC101
0.1U_0402_16V7K

for layout convenience,


do not change net name

2008/07/01

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

Deciphered Date

2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

SCHEMATIC MB A4681
Size Document Number
Custom

Rev
B

401627

Date:

Wednesday, December 10, 2008

Sheet
1

41

of

47

11

V5DRV

10

DRVL

TRIP

DL_1.1V

TPS51117RGYR_QFN14_3.5x3.5

@
PR137
4.7_1206_5%

B+

+1.1VALWP
1
+

+5VALW

15

PL9
2.2UH_MPL73-2R2_8A_20%
1
2

PGOOD

LX_1.1V

PJ18
JUMP_43X118
2 2
1 1

@
PC107
680P_0603_50V7K

PC106
330U_D2E_2.5VM

2
DL_1.1V

DH_1.1V

12

VFB

13

LL

VFB=0.75V

DRVH

V5FILT

VBST

PGND

VOUT

TON

14

TP

BST_1.1V

1
2
3
4

D2
D2
G1
S1

PR136
PC105
0_0603_1%
0.1U_0603_25V7K
1
2BST_1.1V-1 1
2

PR139
11K_0402_1%

@ PC108
@PC108
47P_0402_50V8J
1
2

EN_PSV

PU9
@PC104
@PC104
0.1U_0402_16V7K

PR138
221_0402_1%
1
2

PC110
1U_0603_10V6K

G2
S2/D1
S2/D1
S2/D1

AO4932_SO8

+5VALW

8
7
6
5

PC102
2
1

PR134
300K_0402_5%
1
2

GND

36,37 POK

@ PR135
@PR135
0_0402_5%
1
2

51117_B+

PQ34

PR196
0_0402_5%
1
2

28,34 STB_SB

PC103
4.7U_1206_25V6K

4.7U_1206_25V6K

PC109
4.7U_0805_10V6K

PR140
5.62K_0402_1%
1
2

PR141
12K_0402_1%

VFB=0.75V
Vo=VFB*(1+PR140/PR141)=1.101V
Fsw=262KHz
Cout ESR=15m ohm
Rdsonmax=27m ohm, Rdsontyp=21m ohm
Ipeak=3.3A, Imax=2.31A, Iocp=3.96A
Delta I=((19-1.1)*(1.1/19))/(L*Fsw)=1.798A
=>1/2DeltaI=0.899A
Vtrip=Rtrip*10uA=11K*10uA=0.11V
Iocpmin=Vtrip/Rdsonmax*1.3+0.899A=4.033A
Iocpmax=Vtrip/Rdsontyp*1.1+0.899A=5.661A
Iocp=4.033A~5.661A

2008/07/01

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

Deciphered Date

2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

SCHEMATIC MB A4681
Size Document Number
Custom
Date:

Rev
B

401627

Wednesday, December 10, 2008

Sheet
1

42

of

47

+3VALW
1

+5VALW

PJ19
JUMP_43X79

PC112
4.7U_0805_6.3V6K

PC111
1U_0402_6.3V6K

PU10

+1.8VSP
2

PR144
1.5K_0402_1%

APL5913-KAC-TRL_SO8

PR143
47K_0402_5%

PC114
0.01U_0402_25V7K

22U_0805_6.3V6M

FB

PC115
2
1

3
4
1

EN
POK

VOUT
VOUT

1
8
7

PC113
1U_0603_10V6K

VCNTL
VIN
VIN
GND

1
1

27,28,30,34,39,41 SUSP#

SUSP#

PR142
0_0402_5%
1
2

6
5
9

PR145
1.2K_0402_1%

+1.5V

NC

VREF

NC

VOUT

NC

TP

+3VALW
1

VCNTL

GND

PR146
1K_0402_1%
2

PC116
4.7U_0805_6.3V6K

VIN

2
1

PU11
1

PC117
1U_0603_6.3V6M

2
2

PC119
0.1U_0402_16V7K

+0.75VSP
2

PR148
1K_0402_1%

PC118
0.1U_0402_16V7K
2
1

30,34 SUSP

PQ35
2N7002W-T/R7_SOT323-3
2
G

APL5331KAC-TRL_SO8
PR147
0_0402_5%
1
2

PC120
10U_0805_6.3V6M

2008/07/01

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

Deciphered Date

2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

SCHEMATIC MB A4681
Size Document Number
Custom
Date:

Rev
B

401627

Wednesday, December 10, 2008

Sheet
1

43

of

47

+5VS

PR149
1_0603_5%

PL10
FBMA-L18-453215-900LMA90T_1812
2
1

3
2
1

34

RBIAS

PGND1

33

LGATE1

32

PVCC

31

LGATE2

30

PGND2

29

PQ37
AO4456_SO8

PHASE_CPU1

VR_TT#

NTC

PQ41
AO4456_SO8

PR185
255_0402_1%
1
2

1
PR192
20_0402_5%

PC131
10U_1206_25V6M
2
1

1
1

PC141
0.22U_0603_10V7K
VCC_PRM

CPU_B+

ISEN2

1
PR190
2.61K_0402_1%

PR195 4.42K_0402_1%

2
PH3
10KB_0603_5%_ERTJ1VR103J
1

PC147 180P_0402_50V8J
1
2

PR194 1K_0402_1%

PR179
1_0402_5%
@ PR184
@PR184
0_0603_5%
1
2

VSUM
PC145
0.01U_0603_50V7K

PR193
11K_0402_1%
2
1

PR191
0_0402_5%
1
2

VSSSENSE

VSUM

820P_0402_50V7K
2

@PC146
@PC146
0.022U_0603_50V7K

PC144
1

+CPU_CORE

PR189
20_0402_5%
1
2

PC143
0.1U_0603_25V7K

VCCSENSE

3
2
1

PC142 1000P_0402_50V7K
1
2

1
2
PR187
1K_0402_1%
PR188
0_0402_5%
1
2

+5VS

PC139
1U_0402_6.3V4Z

PR186
10_0603_5%
1
2

3
2
1

220P_0402_50V7K
1
2

ISEN1
ISEN2
2
1_0603_5%

PC140

1
PR180

PR181 97.6K_0402_1% PC138 470P_0402_50V7K


1
2
2
1

1
2
@ PR182
0_0402_5%
PR183
1K_0402_1%
2
1

PC136 1000P_0402_50V7K

PR177
3.65K_0805_1%
2
1

PQ40
AO4456_SO8

24

23

VDD
22

21

VIN
20

19

DFB

VO
18

17

PC130
10U_1206_25V6M
2
1

25

PC137
PR175
680P_0402_50V7K
6.8_1206_5%
2
1 2
1

NC

CPU_B+

PL12
0.45UH_MPC1040LR45_27A_20%~D
1
4

3
2
1

FB2

5
6
7
8

12

BOOT_CPU2
1
2
1
2
PR174
PC135
0_0603_1%
0.22U_0603_10V7K

5
6
7
8

26

ISEN1

BOOT2
ISEN2

FB
GND

UGATE_CPU2-1

11

VSUM

PHASE_CPU2

27

DROOP

28

UGATE2

RTN

PHASE2

COMP

16

PQ39
SI7686DP-T1-E3_SO8
4

VW

15

1
2
1000P_0402_50V7K
PR176 6.81K_0402_1%
1
2

LGATE_CPU2

VCC_PRM

ISEN1
0.22U_0603_10V7K

LGATE_CPU1

10

13K_0402_1%
1
2

13

PC134

OCSET

VSEN

PR173

SOFT

14

PC133
0.022U_0603_25V7K
1
2

PU12
ISL6262ACRZ-T_QFN48_7X7

VDIFF

+CPU_CORE

PR168
1_0402_5%
@ PR170
@PR170
0_0603_5%
1
2
PC129
1
2

VSUM

VR_TT#

35

PHASE1

PC151
100U_25V_M

PC132
2200P_0402_50V7K
2
1

UGATE1

PMON

PSI#

3
2
1

PR167
10K_0402_1%
2
1

PQ38
AO4456_SO8

4
4

PR166
3.65K_0805_1%
2
1

PR165
6.8_1206_5%
1 2
1

5
6
7
8
5
6
7
8

38

37
VID0

40

41

39

VID1

VID2

VID3

42

46

45

48

47

49

3V3

VID4

36

+
2

PL11
0.45UH_MPC1040LR45_27A_20%~D
1
4

UGATE_CPU1

BOOT1

PC124
10U_1206_25V6M
2
1

1
2

PC127
0.22U_0603_10V7K
2 1
2

PR178
10K_0402_1%
2
1

PR172
147K_0402_1%
2

PR162
0_0603_1%
1

PC128
680P_0402_50V7K

0_0402_5%

DPRSTP#

20_0402_5%

BOOT_CPU1

PQ36
SI7686DP-T1-E3_SO8

3
2
1

@PR171
PR171
1@

CLK_EN#

PR169
1

H_PSI#

PGOOD

DPRSLPVR

VGATE

PGD_IN

GND

PR163
1.91K_0402_1%
2
1

2
1
14,28

PC126
1U_0603_6.3V6M
2
1

+3VS

PR164
499_0402_1%

PC123
10U_1206_25V6M
2
1

1
0_0402_5%
2

VID5

PR158
1

2
1
PR153 0_0402_5%
2
1
PR154 0_0402_5%
2
1
PR155 0_0402_5%
2
1
PR159 0_0402_5%
2
1
PR156 0_0402_5%
2
1
PR160 0_0402_5%
2
1
PR161 0_0402_5%
2
1
PR157 0_0402_5%

CLK_ENABLE#

PC122
2.2U_0603_6.3V6K

CPU_VID0 5

0_0402_5%
2

43

PR152
1

0_0402_5%
2

44

5,7 H_DPRSTP#

PC121
0.022U_0402_16V7K

CPU_VID1 5

PR151
1

CPU_VID2 5

VID6

14 PM_DPRSLPVR

+3VS

CPU_VID3 5

PR150
499_0402_1%
1
2

VR_ON

VR_ON

PC125
2200P_0402_50V7K
2
1

CPU_VID4 5
14,28

CPU_VID5 5

B+

CPU_B+

CPU_VID6 5

VCC_PRM
PC148
0.1U_0402_16V7K
1
2

PC149

1
0.22U_0402_6.3V6K
A

2
PC150
0.22U_0603_10V7K

2008/07/01

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

Deciphered Date

2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

SCHEMATIC MB A4681
Size Document Number
Custom
Date:

Rev
B

401627

Wednesday, December 10, 2008

Sheet
1

44

of

47

Version change list (P.I.R. List)


Item
D

Fixed Issue

Reason for change

Rev.

PG#

Modify List

Page 1 of 1
for PWR

Date

Phase

Add PC152

Add PC152 for BQ24751 OVP issue

0.2

38

Add PC152

09/24

DVT

Change PQ25 to FDS6670

Change PQ25 to FDS6670 for efficiency

0.2

39

Change PQ25 to FDS6670

09/24

DVT

Change PR107 to 18K

Change PR107 to 18K for OCP setting

0.2

40

Change PR107 to 18K

09/24

DVT

Change PL7 to 1.8UH

Change PL7 to 1.8UH for OCP setting

0.2

40

Change PL7 to 1.8UH

09/24

DVT

Change PQ31,32,33 P/N

Change PQ31,32,33 P/N for 2nd source

0.2

41

Change PQ31,32,33 P/N

09/24

DVT

Add STB_SB net for 1.1V-EN

Add STB_SB net for 1.1V-EN for HW debug

0.2

42

Add STB_SB net for 1.1V-EN

09/24

DVT

Change 0.75V EN to SUSP

Change 0.75V EN to SUSP

0.2

43

Change 0.75V EN to SUSP

09/24

DVT

9
10
11
12
13
14
B

15

16
17
18
19
20
21
22
A

23

Issued Date

Compal Electronics, Inc.

Compal Secret Data

Security Classification

2008/07/01

Deciphered Date

2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Title

SCHEMATIC MB A4681
Size Document Number
Custom
Date:

Rev
B

401627

Wednesday, December 10, 2008

Sheet
1

45

of

47

Version change list (P.I.R. List)


Item
D

Fixed Issue

Reason for change

Rev.

MEMO

PG#
20

Modify List

Page 1 of 1
for PWR

add Q6 Q8

Date
9/15

Phase
0.1

MEMO

32

change R416, R418, R420, R421 to 75 ohm

9/15

0.1

MEMO

06

del C368

9/15

0.1

MEMO

06

add C483

9/15

0.1

11

change R137.1 to +3V_SB

9/15

0.2

25

swap JRJ45.11 and JRJ45.12

9/15

0.2

21

swap JHDMI.1 and JHDMI.3

9/15

0.2

26

add 80 port signal to Jmini2

9/15

0.2

34

R92 change from 0805 to 0603

9/15

0.2

10

21

change D12 p/n

9/15

0.2

11

14

pop D13

9/15

0.2

12

11

enbkl add pull low resistor

9/15

0.2

13

26

R211.1 change form +3Valw to +3V_SB

9/15

0.2

14

14

add pull low resistor R461 on ec_rsmrst# signal

9/15

0.2

15

29

change LED behavior for ID spec

9/15

0.2

16

23

change U14 JMB380 to JMB385

9/15

0.2

17

27

add JUSB2 port

9/15

0.2

18

28

add R462,R463 KSO1 / KSO2 pull high 47k

9/15

0.2

19

19

LVDS, del U29, pop Q37,R299,C443

9/15

0.2

20

33

fan controller, change U9 to APL5607 , R85 to 0 ohm, del D9,D10

0.2

21

32

del amplifire LDO, change R413,R411 o 56 ohm

10/9

0.2

22

29

pop D1,D8,D21,D22 for ESD

10/9

23

14

pop U13, R166,R169,C229 for HDCP

10/9

Issued Date

2008/07/01

Deciphered Date

2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

0.2
0.2

Compal Electronics, Inc.

Compal Secret Data

Security Classification

Title

SCHEMATIC MB A4681
Size Document Number
Custom
Date:

Rev
B

401627

Wednesday, December 10, 2008

Sheet
1

46

of

47

Version change list (P.I.R. List)


Item
D

Fixed Issue

Reason for change

Rev.

PG#

Modify List

Page 1 of 1
for PWR

add C44,C35,C21, change C43,C34,C20 to 18p

Date

Phase

9/15

0.2

20

23

change D17 p/n

10/9

0.2

32

change L33,L34 p/n

10/9

0.2

31

change R11,R12,R13,R276 p/n

10/9

0.2

21

change F2 p/n

10/9

0.2

reserve BSEL pull low resistor R470,R471,R472

10/9

0.2

14

change SMBus pull high value,R73,R96,R93,R94 to 2.2k

10/9

0.2

15

del C319

10/9

0.2

33

del U19,U28,R221,R289,C323,C431,R223,R285

10/9

0.2

10

21

change HDMI R119,R142,R118,R140 pull high to 2.7k

10/9

0.2

11

19

change R294 to 100k

10/9

0.2

12

29

del LED(10,11,12,15,17,18) , add LED(19,20,21,22,23,24)

0.2

13

34

pop R231,Q22,R16,Q4

0.2

14

28

pop R133, change R132 to 8.2k

0.2

15

29

change LED9 p/n

16

24

17

MEMO

0.2

change Q9 p/n

11/6

0.3

23

del R451, Q18, D17

11/6

0.3

18

25

reserve R473, R474

11/6

0.3

19

29

del LED11,17,20,23 ,pop LED14,LED16.R447,R465

11/6

0.3

20

31

pop D3

11/6

0.3

21

22

unpop C455,C456

11/6

0.3

22

14

change R73,R96 to 1.8k

11/6

0.3

23

14

del R136 add R475, del R132, unpop D3

11/25

1.0

Issued Date

2008/07/01

Deciphered Date

2009/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
5

Compal Electronics, Inc.

Compal Secret Data

Security Classification

Title

SCHEMATIC MB A4681
Size Document Number
Custom
Date:

Rev
B

401627

Wednesday, December 10, 2008

Sheet
1

47

of

47

Вам также может понравиться