Yifei Wang

electrical_boy@outlook.com (86) 18817559226 Shanghai Jiao Tong University, Shanghai, China

Education
Bachelor of Science, Microelectronics anticipated July 2015
School of Electronic, Information and Electrical Engineering
Shanghai Jiao Tong University
Awarded Second Class of the Shanghai Jiao Tong University Scholarship for Excellent
Students (Top 10% of class), for academic years 2012-2013 and 2013-2014
Overall GPA: 85.7/100 Major GPA: 86.2/100 Ranking: 5/46
Coursework in {insert names of courses here}

Research Interests
VLSI Design: circuits for synchronization and communication for VLSI systems
Embedded System: timing synchronization, fault tolerance, and debugging

Research Experience
School of Electronic, Information and Electrical Engineering, Shanghai Jiao Tong
University
Apr. 2014 - Present
FPGA Design and Implementation for Real-time Panoramic View HD Image Video
Advisor: Guanghui He, Lecturer
Grasping the DDR3 controller's logic and designing an IP core using ISE
Implementing the DDR3 controller for storing and outputting images
Extracting and revising Fisheye image by designing and optimizing algorithms
Optimizing the performance of the corrected images with image enhancement and
restoration

Developing Instrument Based on Quartz Crystal Microbalance Jul. 2013 - Nov. 2013
Advisor: Tao Han, Professor
Designed circuit for high-precision frequency detection based on Quartz Crystal
Microbalance
Drew Printed Circuit Board, bought and installed components, debugged the circuit
Tested and analyzed the circuit using frequency counter

English Proficiency
TOEFL 98 (Reading 27, Listening 21, Speaking 22, Writing 28) Aug. 2014
GRE 325 (Verbal 155, Quantitative 170) AW 3 Jul. 2014

Computer Skills
Programming Languages: Python, C/C++, Verilog, Matlab
Software: Python, Visual C++, OriginPro, Modelsim, CodeBlocks, Multisim, Protel DXP,
Matlab, MAX+plus II, Cadence, HSpice, Xilinx ISE, Flex, Bison
Author
Deleted: ________

__
Author
Formatted: Font:Italic
Author
Formatted: Bulleted + Level: 1 + Aligned
at: 0 cm + Indent at: 0.63 cm,
Border:Top: (Single solid line, Auto, 0.5 pt
Line width)
Author
Formatted: Bullets and Numbering
Author
Deleted: /
Author
Deleted: ip P core for it by
... [1]
Author
Deleted: .
Author
Formatted: Bullets and Numbering
Author
Deleted: outputing
Author
Deleted: some
Author
Deleted: image
Author
Deleted: School of Electronic, Information
and Electrical Engineering, Shanghai Jiao
Tong University
... [2]
Author
Deleted: Designing
Author
Deleted: awinwgPrinted Circuit Board,
... [3]
Author
Deleted: Testing ested and analysing
... [4]
Author
Deleted: pythonython, C/C++, Verilog,
... [5]
Author
Deleted: modelsimodelsim, CodeBlocks,
... [6]