Академический Документы
Профессиональный Документы
Культура Документы
Description
DATE BY
CONTENTS
3. Add plated through mounting holes to P10 and provide soldering pad on the back side.
4. Fix hole size on P8 and make them plated through with a soldering pad on the back side.
B1
4/8/08
PAGE NO.
GC
6/3/08
GC
B3
6/18/08
GC
B4
1. Added 4.7uf across D3 to improve noise levels on OTG VBus. Some hubs would not work
without this capacitor.
6/25/08
GC
B5
1. Removed capacitor C70 making it a DNI. Removal improves the rise/fall time of the 32KHz clock.
8/13/08
GC
B6
1. Replace U9 and U11 packages to address the issues we have had with failure of these devices.
2. Incorporated the Dx capacitor into the PCB as C127.
.
10/21/08
GC
B6
12/11/08
B2
GC
SCHEMATIC PAGE
COVER PAGE
OMAP3 1 OF 3
OMAP3 3 OF 3
TWL4030 2 of 2
EXPANSION
10
DVI-D
This schematic is *NOT SUPPORTED* and DOES NOT constitute a reference design.
Only community support is allowed via resources at BeagleBoard.org/discuss.
THERE IS NO WARRANTY FOR THIS DESIGN , TO THE EXTENT PERMITTED BY APPLICABLE
LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER
PARTIES PROVIDE THE DESIGN AS IS WITHOUT WARRANTY OF ANY KIND, EITHER
EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE
QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU. SHOULD THE DESIGN DESIGN
PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR
CORRECTION.
A
Title
Size
Beagle-Cover Page
Document Number
450-5000-001
Date: Thursday, December 11, 2008
Rev
B7
Sheet
of
10
USB_CLIENT_ID
0,0603
PGB0010603MR
D1
PGB0010603MR
D3
D2
PGB0010603MR
D4
PGB0010603MR
G3
G2
TP2GND
TESTPT1
USB_CLIENT
G4
R1
TP1
GND
TESTPT1
G5
HSUSB_DN
HSUSB_DP
HSUSB_ID
VB
DD+
ID
G1
6
6
6
1
2
3
4
5
VBUS_5V0
P1
UX60-MB-5ST, miniUSB Type AB
C129
0.1uF
10V
C
TP3
3.3V
TESTPT1
VBAT
U1
TP4
2
3
1
10K,0603,DNI
USB_PW R_EN
3
2
SW_IN
SW_IN
SW_EN
TPS2141
J1
TESTPT1
GND
R5
DC_POWER
Maximum of 5.25V
LDO_EN
PJ-002A
LDO_PLDN
10
LDO_OUT
11
ADJ
LDO_PG
SW_OUT
SW_OUT
13
12
SW_PLDN
14
SW_PG
250ma, 3.3V
R3
620K,1%,0603
3V3_ADJ
R4
200K,1%,0603
MAIN_DC
DC_5V
2
R6
VBAT
U2
J2
1
JUMPER,DNI
0.1,0805
C128 +
C1
0.1uF
10V
IN
5
2
4
EN
NC1
GND
OUT
NC2
NC3
1
6
7
FB
TPS73701
4.2V
POWER
VBAT_FB
R7
56.2K,0603
+
R8
C109
22.6K,0603
10UF
C2
C3
GRN
USB_5V
LDO_IN
DVI
and
RS232
0.1uF
10V
10UF
0.1uF
10V
D5
R9
330,0603
0.125W
Title
Size
400-5000-001
Date: Thursday, December 11, 2008
Rev
B7
Sheet
1
of
10
OMAP3530_ES3.0
SDC_CLK
TESTPT2
TP6
SDC_nCS0
TESTPT2
9
9
9
9
9
9
9
9
9
9
8
8
8
8
8
8
8
8
8
8
E1
E2
D1
D2
D3
D4
C1
C2
C3
D5
C4
C5
B3
B4
A4
SDRC_A14
SDRC_A13
SDRC_A12
SDRC_A11
SDRC_A10
SDRC_A9
SDRC_A8
SDRC_A7
SDRC_A6
SDRC_A5
SDRC_A4
SDRC_A3
SDRC_A2
SDRC_A1
SDRC_A0
AG22
AH22
AG23
AH23
AG24
AH24
E26
F28
F27
G26
AD28
AD27
AB28
AB27
AA28
AA27
G25
H27
H26
H25
E28
J26
AC27
AC28
D28
D26
D27
E27
DSS_D0
DSS_D1
DSS_D2
DSS_D3
DSS_D4
DSS_D5
DSS_D6
DSS_D7
DSS_D8
DSS_D9
DSS_D10
DSS_D11
DSS_D12
DSS_D13
DSS_D14
DSS_D15
DSS_D16
DSS_D17
DSS_D18
DSS_D19
DSS_D20
DSS_D21
DSS_D22
DSS_D23
DSS_PCLK
DSS_HSYNC
DSS_VSYNC
DSS_ACBIAS
MMC1_CLKO
MMC1_CMD
MMC1_DAT0
MMC1_DAT1
MMC1_DAT2
MMC1_DAT3
MMC1_DAT4
MMC1_DAT5
MMC1_DAT6
MMC1_DAT7
SDRC_BA1
SDRC_BA0
H14
H13
H15
A13
A14
H17
H16
H12
H11
C20
B11
A16
B7
A20
A10
A17
A6
TP5
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
H10
H9
R10
33
MMC_CLK
N28
M27
N27
N26
N25
P28
P27
P26
R27
R25
AE2
AG5
AH5
AH4
AG4
AF4
AE4
AH3
AF3
AE3
MMC2_CLKO
MMC2_CMD
MMC2_DAT0
MMC2_DAT1
MMC2_DAT2
MMC2_DAT3
MMC2_DAT4
MMC2_DAT5
MMC2_DAT6
MMC2_DAT7
U3A
SDRC_D31
SDRC_D30
SDRC_D29
SDRC_D28
SDRC_D27
SDRC_D26
SDRC_D25
SDRC_D24
SDRC_D23
SDRC_D22
SDRC_D21
SDRC_D20
SDRC_D19
SDRC_D18
SDRC_D17
SDRC_D16
SDRC_D15
SDRC_D14
SDRC_D13
SDRC_D12
SDRC_D11
SDRC_D10
SDRC_D9
SDRC_D8
SDRC_D7
SDRC_D6
SDRC_D5
SDRC_D4
SDRC_D3
SDRC_D2
SDRC_D1
SDRC_D0
SDRC_nRAS
SDRC_nCAS
SDRC_nWE
SDRC_CLK
SDRC_nCLK
SDRC_CKE1
SDRC_CKE0
SDRC_nCS1
SDRC_nCS0
SDRC_DM3
SDRC_DM2
SDRC_DM1
SDRC_DM0
SDRC_DQS3
SDRC_DQS2
SDRC_DQS1
SDRC_DQS0
DSS_D0/DX0/UART1_CTS/DSSVENC656_DATA0/GPIO_70
DSS_D1/DY0/UART1_RTS/DSSVENC656_DATA1/GPIO_71
DSS_D2/DX1/DSSVENC656_DATA2/GPIO_72
DSS_D3/DY1/DSSVENC656_DATA3/GPIO_73
DSS_D4/DX2/UART3_RX_IRRX/DSSVENC656_DATA4/GPIO_74
DSS_D5/DY2/UART3_TX_IRTX/DSSVENC656_DATA5/GPIO_75
DSS_D6/UART1_TX/DSSVENC656_DATA6/GPIO_76/HW_DBG14
DSS_D7/UART1_RX/DSSVENC656_DATA7/GPIO_77/HW_DBG15
DSS_D8/GPIO_78/HW_DBG16
DSS_D9/GPIO_79/HW_DBG17
DSS_D10/SDI_DAT1N/GPIO_80
DSS_D11/SDI_DAT1P/GPIO_81
DSS_D12/SDI_DAT2N/GPIO_82
DSS_D13/SDI_DAT2P/GPIO_83
DSS_D14/SDI_DAT3N/GPIO_84
DSS_D15/SDI_DAT3P/GPIO_85
DSS_D16/GPIO_86
DSS_D17/GPIO_87
DSS_D18/SDI_VSYNC/McSPI3_CLK/DSS_D0/GPIO_88
DSS_D19/SDI_HSYNC/McSPI3_SIMO/DSS_D1/GPIO_89
DSS_D20/SDI_DEN/McSPI3_SOMI/DSS_D2/GPIO_90
DSS_D21/SDI_STP/McSPI3_CS0/DSS_D3/GPIO_91
DSS_D22/SDI_CLKP/McSPI3_CS1/DSS_D4/GPIO_92
DSS_D23/SDI_CLKN/DSS_D5/GPIO_93
DSS_PCLK/GPIO_66/HW_DBG12
DSS_HSYNC/GPIO_67/HW_DBG13
DSS_VSYNC/GPIO_68
DSS_ACBIAS/GPIO_69
MMC1_CLK/MS_CLK/GPIO_120
MMC1_CMD/MS_BS/GPIO_121
MMC1_DAT0/MS_DAT0/GPIO_122
MMC1_DAT1/MS_DAT1/GPIO_123
MMC1_DAT2/MS_DAT2/GPIO_124
MMC1_DAT3/MS_DAT3/GPIO_125
MMC1_DAT4/SIM_IO/GPIO_126
MMC1_DAT5/SIM_CLK/GPIO_127
MMC1_DAT6/SIM_PWRCTRL/GPIO_128
MMC1_DAT7/SIM_RST/GPIO_129
GPMC_A10/SYS_nDMAREQ3/GPIO_43
GPMC_A9/SYS_nDMAREQ2/GPIO_42
GPMC_A8/GPIO_41
GPMC_A7/GPIO_40
GPMC_A6/GPIO_39
GPMC_A5/GPIO_38
GPMC_A4/GPIO_37
GPMC_A3/GPIO_36
GPMC_A2/GPIO_35
GPMC_A1/GPIO_34
K3
L3
M3
N3
R3
T3
K4
L4
M4
N4
GPMC_D15/GPIO_51
GPMC_D14/GPIO_50
GPMC_D13/GPIO_49
GPMC_D12/GPIO_48
GPMC_D11/GPIO_47
GPMC_D10/GPIO_46
GPMC_D9/GPIO_45
GPMC_D8/GPIO_44
GPMC_D7
GPMC_D6
GPMC_D5
GPMC_D4
GPMC_D3
GPMC_D2
GPMC_D1
GPMC_D0
Y1
W1
T2
R2
R1
P1
K2
H2
W2
V2
V1
T1
P2
L2
L1
K1
GPMC_nCS0
GPMC_nCS1/GPIO_52
GPMC_nCS2/GPIO_53
GPMC_nCS3/SYS_nDMAREQ0/GPIO_54
GPMC_nCS4/SYS_nDMAREQ1/McBSP4_CLKX/GPT9_PWM_EVT/GPIO_55
GPMC_nCS5/SYS_nDMAREQ2/McBSP4_DR/GPT10_PWM_EVT/GPIO_56
GPMC_nCS6/SYS_nDMAREQ3/McBSP4_DX/GPT11_PWM_EVT/GPIO_57
GPMC_nCS7/GPMC_IODIR/McBSP4_FSX/GPT8_PWM_EVT/GPIO_58
GPMC_CLK/GPIO_59
GPMC_nWE
GPMC_nOE
GPMC_nADV_ALE
GPMC_nBE0_CLE/GPIO_60
GPMC_nBE1/GPIO_61
GPMC_nWP/GPIO_62
GPMC_WAIT0
GPMC_WAIT1/GPIO_63
GPMC_WAIT2/GPIO_64
GPMC_WAIT3/SYS_nDMAREQ1/GPIO_65
G4
H3
V8
U8
T8
R8
P8
N8
T4
F4
G2
F3
G3
U3
H1
M8
L8
K8
J8
MMC2_CLK/McSPI3_CLK/GPIO_130
MMC2_CMD/McSPI3_SIMO/GPIO_131
MMC2_DAT0/McSPI3_SOMI/GPIO_132
MMC2_DAT1/GPIO_133
UART2_CTS/McBSP3_DX/GPT9_PWMEVT/GPIO_144
MMC2_DAT2/McSPI3_CS1/GPIO_134
UART2_RTS/McBSP3_DR/GPT10_PWMEVT/GPIO_145
MMC2_DAT3/McSPI3_CS0/GPIO_135
UART2_TX/McBSP3_CLKX/GPT11_PWMEVT/GPIO_146
MMC2_DAT4/MMC2_DIR_DAT0/MMC3_DAT0/GPIO_136
UART2_RX/McBSP3_FSX/GPT8_PWMEVT/GPIO_147
MMC2_DAT5/MMC2_DIR_DAT1/CAM_GLOBAL_RESET/MMC3_DAT1/GPIO_137/HSUSB3_TLL_STP/MM3_RXDP
MMC2_DAT6/MMC2_DIR_CMD/CAM_SHUTTER/MMC3_DAT2/GPIO_138/HSUSB3_TLL_DIR
UART3_CTS_RCTX/GPIO_163
MMC2_DAT7/MMC2_CLKIN/MMC3_DAT3/GPIO_139/HSUSB3_TLL_NXT/MM3_RXDM
UART3_RTS_SD/GPIO_164
UART3_RX_IRRX/GPIO_165
UART3_TX_IRTX/GPIO_166
C21
B21
A21
D20
B20
B19
A19
C18
D14
B13
A11
C12
D12
C11
B10
D11
D18
B17
C17
D17
B16
C15
B14
C14
A9
B9
A7
C9
C8
B6
C6
D6
VIO_1V8
GPMC_W AIT0
R110
1K,0603
UART3_RX
UART3_TX
9
9
AB26
AB25
AA25
AD25
Title
H18
H19
H20
H21
Size
Beagle-OMAP3530 Processor (1 of 3)
Document Number
450-5000-001
Date: Thursday, December 11, 2008
Rev
B7
Sheet
1
of
10
VIO_1V8
R11
R12
R13
R14
4.7K
4.7K
4.7K
4.7K
OMAP3530_ES3.0
AA8
AA9
W8
Y8
6
6
I2C1_SCL
I2C1_SDA
K21
J21
8
8
I2C2_SCL
I2C2_SDA
AF15
AE15
10
10
I2C3_SCL
I2C3_SDA
AF14
AG14
7
7
I2C4_SCL
I2C4_SDA
AD26
AE26
R15
R16
R17
R18
R19
R20
R21
C25
B26
C27
A23
A24
C23
B23
D25
AG17
AH17
B24
C24
D24
A25
K28
L28
K27
L27
B25
C26
VIO_1V8
2
4
14 PIN JTAG
INTERFACE
8
10
12
14
P2
76385-407LF
2
1 1
4
3 3
5 5
8
7 7
10
9 9
12 11 11
14 13 13
10K
10K
100K
100K
100K
100K
100K
VIO_1V8
C4
0.1uF
10V
EMULATOR PULL
UP/DOWN
RESISTORS
JTAG_TMS
JTAG_TDI
JTAG_TDO
JTAG_RTCK
JTAG_TCK
AG19
AH19
AG18
AH18
JTAG_EMU0
AA19
AA17
AA18
AA20
AA13
AA12
AA11
AA10
JTAG_nTRST
JTAG_EMU1
R22
10K
P4
P1
P2
P3
P4
MH1
MH2
MH3
1
2
3
4
J25
TV_OUT1R
TV_OUT2R
TV_OUT2
TV_OUT1
R27
1.65K TV_VFB1
R28
1.65K TV_VFB2
TV_VREF
MH1
MH2
MH3
C7
TV/S-Video Conn
0.1uF
6
HFCLK_OUT
32KCLKOUT
W28
Y28
Y27
W27
W26
AH25
AF24
AF26
AF22
5,6 nRESWARM
6
SYS_nIRQ0
7
nSLEEP
SVideoConn
5
5
5
POP_TEMP
POP_INT1
POP_INT0
AG25
AE22
AF25
AE17
AF17
AE25
U3B
McSPI1_CLK/GPIO_171
McSPI1_SIMO/GPIO_172
McSPI1_SOMI/GPIO_173
McSPI1_CS0/GPIO_174
McSPI1_CS1/MMC3_CMD/GPIO_175
McSPI1_CS2/MMC3_CLK/GPIO_176
McSPI1_CS3/HSUSB2_TLL_D2/HSUSB2_D2/GPIO_177/MM2_TXDAT
UART1_TX/SSI1_DAT_TX/GPIO_148
UART1_RTS/SSI1_FLAG_TX/GPIO_149
UART1_CTS/SSI1_RDY_TX/GPIO_150/HSUSB3_TLL_CLK
UART1_RX/McBSP1_CLKR/McSPI4_CLK/GPIO_151
McSPI2_CLK/HSUSB2_TLL_D7/HSUSB2_D7/GPIO_178
McSPI2_SIMO/GPT9_PWM_EVT/HSUSB2_TLL_D4/HSUSB2_D4/GPIO_179
McSPI2_SOMI/GPT10_PWM_EVT/HSUSB2_TLL_D5/HSUSB2_D5/GPIO_180
McSPI2_CS0/GPT11_PWM_EVT/HSUSB2_TLL_D6/HSUSB2_D6/GPIO_181
McSPI2_CS1/GPT8_PWM_EVT/HSUSB2_TLL_D3/HSUSB2_D3/GPIO_182/MM2_TXEN_N
I2C1_SCL
I2C1_SDA
I2C2_SCL/GPIO_168
I2C2_SDA/GPIO_183
McBSP2_FSX/GPIO_116
McBSP2_CLKX/GPIO_117
McBSP2_DR/GPIO_118
McBSP2_DX/GPIO_119
I2C3_SCL/GPIO_184
I2C3_SDA/GPIO_185
I2C4_SCL/SYS_nVMODE1
I2C4_SDA/SYS_nVMODE2
McBSP3_DX/UART2_CTS/GPIO_140/HSUSB3_TLL_D4
McBSP3_DR/UART2_RTS/GPIO_141/HSUSB3_TLL_D5
McBSP3_CLKX/UART2_TX/GPIO_142/HSUSB3_TLL_D6
McBSP3_FSX/UART2_RX/GPIO_143/HSUSB3_TLL_D7
CAM_XCLKA/GPIO_96
CAM_XCLKB/GPIO_111
CAM_PCLK/GPIO_97/HW_DBG2
CAM_VS/SSI2_FLAG_TX/GPIO_95/HW_DBG1
CAM_HS/SSI2_DAT_TX/GPIO_94/HW_DBG0
CAM_FLD/CAM_GLOBAL_RESET/GPIO_98/HW_DBG3
CAM_WEN/CAM_SHUTTER/GPIO_167/HW_DBG10
CAM_STROBE/GPIO_126/HW_DBG11
CAM_D0/CSI2_DX2/GPIO_99
CAM_D1/CSI2_DY2/GPIO_100
CAM_D2/SSI2_RDY_TX/GPIO_101/HW_DBG4
CAM_D3/SSI2_DAT_RX/GPIO_102/HW_DBG5
CAM_D4/SSI2_FLAG_RX/GPIO_103/HW_DBG6
CAM_D5/SSI2_RDY_RX/GPIO_104/HW_DBG7
CAM_D6/GPIO_105
CAM_D7/GPIO_106
CAM_D8/GPIO_107
CAM_D9/GPIO_108
CAM_D10/SSI2_WAKE/GPIO_109/HW_DBG8
CAM_D11/GPIO_110/HW_DBG9
McBSP4_CLKX/SSI1_DAT_RX/GPIO_152/HSUSB3_TLL_D1/MM3_TXSE0
McBSP4_DR/SSI1_FLAG_RX/GPIO_153/HSUSB3_TLL_D0/MM3_RXRCV
McBSP4_DX/SSI1_RDY_RX/GPIO_154/HSUSB3_TLL_D2/MM3_TXDAT
McBSP4_FSX/SSI1_WAKE/GPIO_155/HSUSB3_TLL_D3/MM2_TXEN_N
HBUSB0_D0/UART3_TX_IRTX/GPIO_125
HSUSB0_D1/UART3_RX_IRRX/GPIO_130
HSUSB0_D2/UART3_RTS_SD/GPIO_131
HSUSB0_D3/UART3_CTS_RCTX/GPIO_169
HSUSB0_D4/GPIO_188
HSUSB0_D5/GPIO_189
HSUSB0_D6/GPIO_190
HSUSB0_D7/GPIO_191
USB0HS_CLK/GPIO_120
USB0HS_STP/GPIO_121
USB0HS_DIR/GPIO_122
USB0HS_NXT/GPIO_124
CSI2_DX0/GPIO_112
CSI2_DY0/GPIO_113
CSI2_DX1/GPIO_114
CSI2_DY1/GPIO_115
McBSP1_CLKR/McSPI4_CLK/SIM_CD/GPIO_156
McBSP1_FSR/CAM_GLOBAL_RESET/GPIO_157
McBSP1_DX/McSPI4_SIMO/McBSP3_DX/GPIO_158
McBSP1_DR/McSPI4_SOMI/McBSP3_DR/GPIO_159
McBSP_CLKS/CAM_SHUTTER/GPIO_160/UART1_CTS
McBSP1_FSX/McSPI4_CS0/McBSP3_FSX/GPIO_161
McBSP1_CLKX/McBSP3_CLKX/GPIO_162
JTAG_TDO
JTAG_nTRST
JTAG_TMS
JTAG_TDI
JTAG_TCK
JTAG_RTCK
JTAG_EMU0/SDTI_CLK/SDTI_TXD0/GPIO_11
JTAG_EMU1/SDTI_TXD0/SDTI_TXD1/GPIO_31
ETK_CLK/McBSP5_CLKX/MMC3_CLK/HSUSB1_STP/GPIO_12/MM1_RXDP/HSUSB1_TLL_STP
ETK_CTL/MMC3_CMD/HSUSB1_CLK/GPIO_13/HSUSB1_TLL_CLK
ETK_D0/McSPI3_SIMO/MMC3_DAT4/HSUSB1_D0/GPIO_14/MM1_RXRCV/HSUSB1_TLL_D0
ETK_D1/McSPI3_SOMI/MMC3_DAT5/HSUSB1_D1/GPIO_15/MM1_TXSE0/HSUSB1_TLL_D1
ETK_D2/McSPI_CS0/MMC3_DAT6/HSUSB1_D2/GPIO_16/MM1_TXDAT/HSUSB1_TLL_D2
ETK_D3/McSPI3_CLK/HSUSB1_D7/GPIO_17/HSUSB1_TLL_D7
HDQ_SIO/SYS_ALTCLK/I2C2_SCCBE/I2C3_SCCBE/GPIO_170
ETK_D4/McBSP5_DR/MMC3_DAT0/HSUSB1_D4/GPIO_18/HSUSB1_TLL_D4
ETK_D5/McBSP5_FSX/MMC3_DAT1/HSUSB1_D5/GPIO_19/HSUSB1_TLL_D5
TV_OUT2
ETK_D6/McBSP5_DX/MMC3_DAT2/HSUSB1_D6/GPIO_20/HSUSB1_TLL_D6
TV_OUT1
ETK_D7/McSPI3_CS1/MMC3_DAT7/HSUSB1_D3/GPIO_21/MM1_TXEN_N/HSUSB1_TLL_D3
TV_VFB1
ETK_D8/SYS_DRM_MSECURE/HSUSB1_DIR/GPIO_22/HSUSB1_TLL_DIR
TV_VFB2
ETK_D9/SYS_SECURE_INDICATOR/MMC3_DAT3/HSUSB1_NXT/GPIO_23/MM1_RXDM/HSUSB1_TLL_NXT
TV_VREF
ETK_D10/UART1_RX/HSUSB2_CLK/GPIO_24/HSUSB2_TLL_CLK/UART1_RX
ETK_D11/HSUSB2_STP/GPIO_25/MM2_RXDP/HSUSB2_TLL_STP/SDTI_CLK
SYS_nRESPWRON
ETK_D12/HSUSB2_DIR/GPIO_26/HSUSB2_TLL_DIR/SDTI_TXD0
SYS_nRESWARM/GPIO_30
ETK_D13/HSUSB2_NXT/GPIO_27/MM2_RXDM/HSUSB2_TLL_NXT/SDTI_TXD1
SYS_nIRQ/GPIO_0
ETK_D14/HSUSB2_D0/GPIO_28/MM2_RXRCB/HSUSB2_TLL_D0/JTAG_EMU2/SDTI_TXD3/SDTI_CLK/STDI_TXD2
SYS_OFF_MODE/GPIO_9
ETK_D15/HSUSB2_D1/GPIO_29/MM2_TXSE0/HSUSB2_TLL_D1/JTAG_EMU3/STDI_TXD3
SYS_CLKOUT1/GPIO_10
SYS_CLKOUT2/GPIO_186
SYS_CLKREQ/GPIO_1
SYS_BOOT0/GPIO_2
SYS_BOOT1/GPIO_3
SYS_BOOT2/GPIO_4
SYS_BOOT3/GPIO_5
SYS_BOOT4/MMC2_DIR_DAT2/GPIO_6
SYS_BOOT5/MMC2_DIR_DAT3/GPIO_7
SYS_BOOT6/GPIO_8
SYS_XTALIN
SYS_XTALOUT
SYS_32K
AB3
AB4
AA4
AC2
AC3
AB1
AB2
AA3
Y2
Y3
Y4
V3
P21
N21
R21
M21
MCBSP2_FSX 6
MCBSP2_CLKX 6
MCBSP2_DR 6
MCBSP2_DX 6
AF6
AE6
AF5
AE5
MCBSP3_DX 8
MCBSP3_DR 8
MCBSP3_CLKX 8
MCBSP3_FSX 8
AE1
AD1
AD2
AC1
T27
U28
U27
U26
U25
V28
V27
V26
T28
T25
R28
T26
USB0HS_DAT0 6
USB0HS_DAT1 6
USB0HS_DAT2 6
USB0HS_DAT3 6
USB0HS_DAT4 6
USB0HS_DAT5 6
USB0HS_DAT6 6
USB0HS_DAT7 6
USB0HS_CLK 6
USB0HS_STP 6
USB0HS_DIR 6
USB0HS_NXT 6
Y21
AA21
V21
U21
T21
K26
W21
McBSP1_CLKR 8
McBSP1_FSR 8
McBSP1_DX 8
McBSP1_DR 8
MCBSP_CLKS 6
McBSP1_FSX 8
McBSP1_CLKX 8
AF10
AE10
AF11
AG12
AH12
AE13
AE11
AH9
AF13
AH14
AF9
AG9
AE7
AF7
AG7
AH7
AG8
AH8
AH26
AG26
AE14
AF18
AF19
AE21
AF21
GPIO_24
GPIO_29
TP23
VBAT
RA
R29
SYS_BOOT0_3
RB
R30
10K,0603,DNI
NAND BOOT...........RA RD
ONE NAND BOOT....RB RC
SYS_BOOT4
SYS_BOOT5
RC
R31
10K,0603,DNI
R32
10K,0603
RD
VBAT
D6
USER1
GRN
USR0_LED
VIO_1V8
R34
330,0603
USR0_LED_R
R35
USR1_LED
0.125W
Q1A
RN1907
U4A
R36
Q1B
10K
RN1907
LED1_GPIO149
6
SN74LVC2G07DCKR
2
S2
4
COLD
RESET
Pressing and releasing S2 will
reset ARM Processor.
B3F-1000
Insures that
the DVI-D is
powered down
at powerup.
A
5
6 nRESPWRON
B3F-1000
47k
R37
10K
VIO_1V8
USER
S1
USR1_LED_R
0.125W
10k
47k
0.1uF
330,0603
10K,0603
D7
LED0_GPIO150 2
10k
C8
R33
GRN
USER0
VIO_1V8
10K,0603
SYS_BOOT6
TESTPT1
USB1HS_STP 8
USB1HS_CLK 8
USB1HS_DAT0 8
USB1HS_DAT1 8
USB1HS_DAT2 8
USB1HS_DAT7 8
USB1HS_DAT4 8
USB1HS_DAT5 8
USB1HS_DAT6 8
USB1HS_DAT3 8
USB1HS_DIR 8
USB1HS_NXT 8
USB1HS_nRST 8
MMC1_WP
9
GPIO170
U4B
SN74LVC2G07DCKR
4
DVI_PUP
10
R109
10K
nRESET
Title
Size
Beagle-OMAP3530 Processor (2 of 3)
Rev
Document Number
450-5000-001
Date: Thursday, December 11, 2008
5
B7
Sheet
of
10
VOCORE_1V3
OMAP3530_ES3.0
C9
0.1uF
10V
C10
C12
C14
C16
0.1uF
10V
0.1uF
10V
0.1uF
10V
0.1uF
10V
C19
0.1uF
10V
VDD2
C21
C23
C26
C28
0.1uF
10V
0.1uF
10V
0.1uF
10V
C30
0.1uF
10V
C32
C35
C
C38
C40
C43
0.1uF
10V
0.1uF
10V
0.1uF
10V
0.1uF
10V
0.1uF
10V
0.1uF
10V
J9
L9
M9
R9
T9
W9
Y9
J10
L10
M10
N10
R10
T10
U10
Y10
J11
K11
W11
Y11
W12
K13
J14
K14
Y14
J15
W15
Y15
H4
J4
AC4
D8
D9
AE9
D15
Y16
J18
K18
W18
Y18
AE18
J19
M19
N19
T19
U19
Y19
AE19
J20
K20
N20
P20
U20
V20
W20
Y20
D22
D23
AE24
E25
L25
M25
A1
A2
A27
A28
B1
B28
AG1
AG28
AH1
AH2
AH27
AH28
U4
VPP
G1
VDDS_WKUP_BG
VDD_CORE1
VDD_CORE2
VDD_CORE3
VDD_CORE4
VDD_CORE5
VDD_CORE6
VDD_CORE7
VDD_CORE8
VDD_CORE9
VDD_CORE10
VDD_CORE11
VDD_CORE12
VDD_CORE13
VDD_CORE14
VDD_CORE15
VDD_CORE16
VDD_CORE17
VDD_CORE18
VDD_CORE19
VDD_CORE20
VDD_CORE21
VDD_CORE22
VDD_CORE23
VDD_CORE24
VDD_CORE25
VDD_CORE26
VDD_CORE27
VDD_CORE28
VDD_CORE29
VDD_CORE30
VDD_CORE31
VDD_CORE32
VDD_CORE33
VDD_CORE34
POP_DDR_VDD_FT_1
POP_DDR_VDD_FT_2
POP_DDR_VDD_FT_3
POP_DDR_VDD_FT_4
POP_DDR_VDD_FT_5
POP_FLASH_VDD_FT_1
POP_FLASH_VDD_FT_2
POP_FLASH_VDD_FT_3
POP_FLASH_VDD_FT_4
POP_FLASH_VDD_FT_5
VDDS1
VDDS2
VDDS3
VDDS4
VDDS5
VDDS6
VDDS7
VDDS8
VDDS9
VDDS10
VDDS11
VDDS12
VDDS_SRAM
VDDS_MMC1
VDDS_SIM
VDDS_DPLL_DLL
POP_NC_A1
POP_NC_A2
POP_NC_A22
POP_NC_A23
POP_NC_B1
POP_NC_B23
POP_NC_AB1
POP_NC_AB23
POP_NC_AC1
POP_NC_AC2
POP_NC_AC22
POP_NC_AC23
AD3
W4
AD4
AE8
AF8
AE16
AF16
AE23
AF23
F25
F26
AG27
CAP_VDD_WKUP
CAP_VDD_SRAM_MPU_IVA
CAP_VDD_SRAM_CORE
CAP_VDD_DSI
POP_RESET_RP_FT
POP_TQ_TEMP_S
POP_FLASH_VPP_FT
POP_INT1_FT
POP_INT0_FT
C15
C17
C18
C20
0.1uF
10V
0.1uF
10V
0.1uF
10V
C24
VIO_1V8
0.1uF
10V
0.1uF
10V
VIO_1V8
C27
0.1uF
10V
VIO_1V8C29
0.1uF
10V
VIO_1V8
C31
0.1uF
10V
VIO_1V8
C33
0.1uF
10V C34
0.1uF
10V VIO_1V8
VIO_1V8
C36
C42
0.1uF
10V
C39
VDD_PLL2
0.1uF
10V
0.1uF
10V
C37
VDD_SIM
VDD_PLL1
C41
0.1uF
10V
C44
C45
0.22uF
10V
0.22uF
10V
VDAC_1v8
VIO_1V8
VDDA_DAC
AG20
AG16
C46
0.1uF
10V
C47
1uF,CER
V4
L21
CAP_VDD_SRAM_MPU_IVA
CAP_VDD_SRAM_CORE C49
C48
1uF,CER
AH20
CAP_VDD_DSI
AG13
AH16
AH13
AH11
AG11
VMMC1
0.1uF
10V
AG21
AH21
AA15
C22
0.1uF
10V
C25
H28
M28
V25
Y26
VIO_1V8
0.1uF
10V
VIO_1V8
K25
P25
K15
0.1uF
10V
W16
AE27
AA26
VDDS_CSI2
VSS_CSI2
POP_VSS_FT_1
POP_VSS_FT_2
POP_VSS_FT_3
POP_VSS_FT_4
POP_VSS_FT_5
POP_VSS_FT_6
POP_VSS_FT_7
POP_VSS_FT_8
POP_VSS_FT_9
POP_VSS_FT_10
AF1
AH10
AH15
N1
AA1
VDDS_SDI
VSS_SDI
VDDA_DAC
VSSA_DAC
0.1uF
10V
C13
A15
AF28
J28
M1
AE28
VDDS_DPLL_PER
VDDS_DSI
VSS_DSI
C11
AA14
AA16
VDDS_CSIb
VSS_CSIb
VIO_1V8
F1
J1
U1
F2
J2
R4
A5
B5
AH6
A8
B8
A12
B12
C16
D16
A18
B18
A22
B22
C28
G28
CAP_VDD_WKUP
1uF,CER
C50
POP_TQ_TEMP_S
R108
0.1uF
10V
0,DNI
POP_INT1_FT
POP_INT0_FT
R107
R106
0,DNI
0,DNI
nRESWARM
POP_TEMP
4,6
4
POP_INT0
POP_INT1
4
4
G27
B27
AC26
R26
L26
A26
AC25
Y25
W25
C22
D21
AF20
AE20
T20
R20
M20
L20
W19
V19
R19
P19
L19
K19
D19
C19
Y17
W17
K17
J17
K16
J16
W14
Y13
W13
J13
D13
C13
AF12
AE12
Y12
K12
J12
W10
V10
P10
K10
D10
C10
V9
U9
P9
N9
K9
D7
C7
AG6
P4
E4
AG3
W3
P3
J3
E3
A3
AG2
U2
B2
BG_TESTOUT
VDDS_MEM1
VDDS_MEM2
VDDS_MEM3
VDDS_MEM4
VDDS_MEM5
VDDS_MEM6
VDDS_MEM7
VDDS_MEM8
VDDS_MEM9
VDDS_MEM10
VDDS_MEM11
VDDS_MEM12
VDDS_MEM13
VDDS_MEM14
VDDS_MEM15
VDDS_MEM16
VDDS_MEM17
VDDS_MEM18
VDDS_MEM19
VDDS_MEM20
VDDS_MEM21
VSS67
VSS66
VSS65
VSS64
VSS63
VSS62
VSS61
VSS60
VSS59
VSS58
VSS57
VSS56
VSS55
VSS54
VSS53
VSS52
VSS51
VSS50
VSS49
VSS48
VSS47
VSS46
VSS45
VSS44
VSS43
VSS42
VSS41
VSS40
VSS39
VSS38
VSS37
VSS36
VSS35
VSS34
VSS33
VSS32
VSS31
VSS30
VSS29
VSS28
VSS27
VSS26
VSS25
VSS24
VSS23
VSS22
VSS21
VSS20
VSS19
VSS18
VSS17
VSS16
VSS15
VSS14
VSS13
VSS12
VSS11
VSS10
VSS9
VSS8
VSS7
VSS6
VSS5
VSS4
VSS3
VSS2
VSS1
M2
N2
AA2
AF2
AG10
B15
AG15
M26
J27
AF27
U3C
VDD_MPU_IVA1
VDD_MPU_IVA2
VDD_MPU_IVA3
VDD_MPU_IVA4
VDD_MPU_IVA5
VDD_MPU_IVA6
VDD_MPU_IVA7
VDD_MPU_IVA8
VDD_MPU_IVA9
VDD_MPU_IVA10
VDD_MPU_IVA11
VDD_MPU_IVA12
VDD_MPU_IVA13
VDD_MPU_IVA14
VDD_MPU_IVA15
VDD_MPU_IVA16
VDD_MPU_IVA17
VDD_MPU_IVA18
VDD_MPU_IVA19
VDD_MPU_IVA20
VDD_MPU_IVA21
VDD_MPU_IVA22
VDD_MPU_IVA23
VDD_MPU_IVA24
VDD_MPU_IVA25
VDD_MPU_IVA26
VDD_MPU_IVA27
Title
Size
Beagle-OMAP3530 Processor (3 of 3)
Rev
Document Number
450-5000-001
Date: Thursday, December 11, 2008
5
B7
Sheet
of
10
TP19
TESTPT1
R38
HFCLK_26MHz
HFCLK_OUT
33
HFCLKOUT
VIO_1V8
4
R39
R40
MCBSP_CLKS
10K CLK_REQ
33
CLK256FS
4 USB0HS_CLK
4 USB0HS_STP
4 USB0HS_DIR
4 USB0HS_NXT
4
4
4
4
4
4
4
4
USB0HS_DAT0
USB0HS_DAT1
USB0HS_DAT2
USB0HS_DAT3
USB0HS_DAT4
USB0HS_DAT5
USB0HS_DAT6
USB0HS_DAT7
A14
R12
CLOCKS
HFCLKIN
HFCLKOUT
C6
D7
G10
D13
CLKEN
CLKEN2
CLKREQ
CLK256FS
L15
L14
L13
M13
UCLK
STP/GPIO.9
DIR/GPIO.10
NXT/GPIO.11
K14
K13
J14
J13
G14
G13
F14
F13
DATA0/UART4.TXD
DATA1/UART4.RXD
DATA2/UART4.RTSI
DATA3/UART4.CTSO/GPIO.12
DATA4/GPIO.14
DATA5/GPIO.3
DATA6/GPIO.4
DATA7/GPIO.5
C127
2
2
2
T2_VBUS
0,0603
R8
T10
T11
R11
HSUSB_DP
HSUSB_DN
HSUSB_ID
4
4
4
MCPC
USB
VBUS
D4
D5
F10
F9
R45
PW RON
VIO_1V8
4,5 nRESW ARM
4 nRESPW RON
4.7K
4.7K
VIO_1V8
2
C55
R61
MSECURE
B13
A13
nRESWARM
nRESPWRON
IO_1P8
VREF
VREF
SYSEN
VREF
BOOT0
BOOT1
VRTC
H8
MSECURE
IO_1P8
R1
T2
T15
R16
PCM.VCK
PCM.VDR
PCM.VDX
PCM.VFS
PCM VSP
L3
K6
K4
K3
22PF T2_XOUT
C68
C69
Y2
32KHz,FX135
22PF
T2_XIN
32KCLKOUT
GRN
PMU_STAT
PMU_STAT
LTST-C150CKT
HandFree
Earpeace
Headset
ANA_MIC
TXAF
C51
BT.PCM.VDX/GPIO.17/DIG.MIC.CLK1
BT.PCM.VDR/GPIO.16/DIG.MIC.CLK0
I2S.CLK
I2S.SYNC
I2S.DIN
I2S.DOUT
IO_1P8
A1
A16
T1
T16
TEST
TESTV2
TESTV1
TEST.RESET
P15
P16
32KXOUT
32KXIN
N10
32KCLKOUT
GPIO
TEST
IO_1P8
IHF.LEFT.P
IHF.LEFT.M
IHF.RIGHT.P
IHF.RIGHT.M
A6
A7
HSOL
PreDriv.LEFT/VMID
HSOR
PreDriv.RIGHT/ADCIN7
B4
B7
B5
B8
VHSMIC
HSMIC.P
HSMIC.M
E4
E3
F3
NC
+VCC
COM/CASE OUT
0.1uF
26MHZ
R42
33
NC
+VCC
COM/CASE OUT
PHONOJACK STEREO-R
INTER_HSOL
47uF,CER
R44
33
CONN_HSOL
C53
1
3
R46
33
CONN_HSOR
C54
INTER_HSOR
47uF,CER
HSMIC.P
HSMIC.M
C58
D1
E2
F2
MIC.MAIN.P
MIC.MAIN.M
MICBIAS2/VMIC2
MIC.SUB.P/DIG.MIC.0
MIC.SUB.M/DIG.MIC1
D2
G2
H2
DIG.MIC.0
DIG.MIC.1
AUXL
AUXR
F1
G1
P12
N12
L4
M4
N14
P13
RFID.EN
A2
KPD.R0
KPD.R1
KPD.R2
KPD.R3
KPD.R4
KPD.R5
KPD.R6
KPD.R7
K9
K8
L8
K7
L9
J10
K10
L7
KPD.C0
KPD.C1
KPD.C2
KPD.C3
KPD.C4
KPD.C5
KPD.C6
KPD.C7
G8
H7
G6
F7
G7
F4
H6
G4
AUDIO_OUT
P5
HSOR
MICBIAS1/VMIC1
MIC.MAIN.P
MIC.MAIN.M
GPIO.0/CD1/JTAG.TDO
GPIO.1/CD2/JTAG.TMS
GPIO2/T1
GPIO.6/CLKOK/PWM0/T3
GPIO.7/VIBRA.SYNC/PWM1/T4
GPIO.15/T2
HFCLK_26MHz
Y1A
ECLIPTEK_26MHZ,DNI
B9
B10
B11
B12
EAR.P
EAR.M
C52
47pF
47pFD8
C56
C57
D9
C59
DIO_V5.5MLA0603
100pF
DIO_V5.5MLA0603
C60
100PF
C63
100PF
C61
100PF
C62
100PF
AUXL
AUXR
C64
10V
1
3
CONN_AUXL
AUDIO_IN
B
P6
0.1uF
MMC1_CD
HOST_nOC
9
8
10V
CONN_AUXR
C66
C67
47pF
47pF
D10
2
D11
PHONOJACK STEREO-R
DIO_V5.5MLA0603
DIO_V5.5MLA0603
VMMC2
Keypad
32kHz
LEDB/VIBRA.M
LEDA/VIBRA.P
LEDSYNC/GPIO.13
LEDGND
VIO_1V8
R41
OSC_EN
C65
TDM
JTAG.TCK/BERCLK
JTAG.TDI/BERDATA
10K,0603
100PF
LED
IO_1P8
Title
Size
Beagle-TPS65950 (1 of 2)
Document Number
450-5000-001
Date: Thursday, December 11, 2008
Rev
8 nEN_USB_PW R
5
R71
10K,0603
0.1uF
PCM BT
B16
A15
330,0603
T2_LED_B G15
F15
G11
F16
R73
ADCIN5
ADCIN3
100pF
IO_1P8
R48
D12
N11
P11
N8
N9
L10
C132 0.1uF
TWL4030
AUX Input
100PF
C70
VBAT
B1
D8
R70
12K,0603
C131 0.1uF
IO_1P8
IO_1P8
4 MCBSP2_CLKX
4 MCBSP2_FSX
4 MCBSP2_DX
4 MCBSP2_DR
J9
HSOL
VBAT
C5
C3
DC_5V
R72
12K,0603
Voiceband /
stereo codec
IO_1P8
PWRON
K11
J11
10K
Control
A11
T2_VREF N16
1
1uF,CER
VBAT
C13
RTSO/CLK64K/BERCLK/ADCIN5
CTSI/BERDATA/ADCIN3
TXAF/ADCIN4
RXAF/ADCIN6
MANU
DP/UART3.RXD
DN/UART3.TXD
ID
I2C.CNTL.SDA
I2C.CNTL.SCL
INT1
INT2
UART1.TXD
UART1.RXD/GPIO.8
MAIN_DC
Y1
4.7K
ECLIPTEK_26MHZ
PART A
I2C1_SDA
I2C1_SCL
SYS_nIRQ0
R47
Headset UART
ULPI
VBAT
C
START.ADC
IO_1P8
IO_1P8
IO_1P8
R43
ADCIN0
ADCIN1
ADCIN2
VINANA1
VBUS_5V0
10V
4.7uf,CER,0805
ADC
VINANA2
U5A
TW L4030
H4
J3
G3
B7
Sheet
1
of
10
U5B
TW L4030
BCI
Power control
A10
REGEN
REGEN
VBAT
F8
D6
I2C4_SCL
B14
C4
I2C4_SDA
nSLEEP
P7
G9
VMODE1(VDD1)
VMODE2(VDD2)/I2C.SR.SCL
N.C.
N.C./I2C.SR.SDA
nSLEEP1
nSLEEP2
VBAT
CP.CAPP
C108
C72
2.2uF,0603
10V
4.7uf,CER,0805
CP.CAPM
TWL4030
IO_1P8
R7
T7
T6
R6
CP.IN
CP.CAPP
USB CP
Part B
Power
CP.CAPM
CP.GND
L1 TESTPT1
T2_VDD1.L
C77
10uF,CER,JMK,0805
B15
C15
C16
Domain
Type
Voltage
Current
--------------------------------------------------------External
VDD1
SMPS
0.6V to 1.45V
1100mA
VDD2
SMPS
0.6V to 1.45V/1.5V
600mA
VIO
SMPS
1.8V /1.85V
600mA
VBUS
CP
4.8V
100mA
VAUX1
LDO
2.5V/2.8V/3.0V
200mA
VAUX2
LDO
1.0V/1.2V/1.5V/1.8V/2.5V/2.8V
100mA
VAUX3
LDO
1.5V/1.8V/2.5V/2.8V
200mA
VAUX4
LDO
0.7V/1.0V/1.2V/1.5V/1.8V/2.5V/2.8V 100mA
VMMC1
LDO
1.85V/2.85V/3.0V/3.15V
220mA
VMMC2
LDO
1.85V/2.6V/2.85V/3.0V/3.15V
100mA
VMIC1
LDO
1.8V
10mA
VMIC2
LDO
1.8V
10mA
VSIM
LDO
1.8V/2.8V/3.0V
50mA
VDAC
LDO
1.2V/1.3V/1.8V
65mA
VPLL1
LDO
1.0V/1.2V/1.3V/1.8V
40mA
VPLL2
LDO
0.7V/1.0V/1.2V/1.3V/1.8V
60mA
VDD1.GND
VDD1.GND
VDD1.GND
VBAT
VDD2
TP12
VDD2
TESTPT1
C84
0.1uF
10V
T2_VDD2.L
1uH
N13
VDD2.FB
T13
R14
VDD2.L
VDD2.L
C83
C85
10uF,CER,JMK,0805
T14
10uF,CER,JMK,0805
R15
Internal
VUSB
VUSB_1P5
VUSB_1P8
VINTDIG
VINANA1
VINANA2
VRTC
VDD2.GND
VDD2.GND
TP14
VBAT
1uH,2A
T2_VIO.L
2
C95
C99
C97
0.1uF
10V
10uF,CER,JMK,0805
LDO
LDO
LDO
LDO
LDO
LDO
LDO
3.1V
1.5V
1.8V
1.5V
1.5V
2.5V/2.75V
1.5V
VIO.IN
VIO.IN
N3
VIO.OUT
R3
T4
VIO.L
VIO.L
R2
T3
VIO.GND
VIO.GND
H9
H10
H11
H13
10uF,CER,JMK,0805
P3
R4
DGND
DGND
DGND
DGND
L3
BKBAT
M14
IO Level
IO.1P8
C8
1uF,CER
VIO_1V8
VIO_1P8
C73
10V
D11
D12
D9
D10
0.1uF
C75
C74
VMMC2.IN
VMMC1.IN
A3
C1
VAUX4.IN
VBAT.USB
B2
R9
VDAC.IN
VAUX12S
VPLLA3R
VINT
K1
L1
H15
K15
C79
C80
C81
C82
TP8
TP9
TP10 TP11
TESTPT1 TESTPT1
TESTPT1
TESTPT1
15mA
30mA
30mA
50mA
50mA
250mA
VPLL2
VPLL1
VDAC.OUT
VSIM
VMMC2.OUT
VMMC1.OUT
VAUX4.OUT
VAUX3.OUT
VAUX2.OUT
VAUX1.OUT
J15
H14
L2
K2
A4
C2
B3
G16
M3
M2
VINTUSB1P8
VINTUSB1P5
VUSB.3P1
VINTDIG
VRTC
VINTANA2.OUT
VINTANA2.OUT
VINTANA1.OUT
P10
P8
P9
L16
K16
B6
J2
H3
VDD_PLL2
VDD_PLL1
VDAC_1V8
VDD_SIM
VMMC1
TP13
C86
C87
C88
1uF,CER
2.2uF,CER 1uF,CER
C89
C90
1uF,CER
1uF,CER
TESTPT1
VIO
TESTPT1
VIO_1V8
N1
C71
VBAT
AGND
MICBIAS.GND
VDD2.IN
VDD2.IN
BCIAUTO
Backup battery
T2_VPRECH
VINTUSB1P8 C91
VINTUSB1P5
VUSB.3P1
VINTDIG
VRTC
VINTANA2.OUT
VINTANA1.OUT
C100
1uF,CER
C92
1uF,CER
C93
1uF,CER
C94
1uF,CER
C96
1uF,CER
C98
1uF,CER
1uF,CER
N15
D3
L2
1
R13
P14
AVSS2
AVSS3
AVSS4
10uF,CER,JMK,0805
VDD1.L
VDD1.L
VDD1.L
N2
N4
N6
P5
P4
R5
VBAT
R10
M15
C7
C76
0.1uF
10V
C14
D15
D16
VPRECH
PCHGAC
PCHGUSB
VCCS
VBATS
VBAT
1uF,CER
AVSS1
AVSS1
AVSS1
AVSS1
AVSS1
C78
VDD1.OUT
P6
P1
1uF,CER
J4
J6
J7
J8
E5
2
1uH,2A
E13
VDD1
GND.LEFT
GND.LEFT
GND.RIGHT
GND.RIGHT
VDD1.IN
VDD1.IN
VDD1.IN
ICTLUSB1
ICTLUSB2
VBAT.RIGHT
VBAT.RIGHT
VBAT.LEFT
VBAT.LEFT
C9
C10
C11
C12
D14
E14
E15
N5
N7
P2
IO_1P8
VBAT
TP7
VOCORE_1V3
VAC
ICTLAC1
ICTLAC2
Title
Beagle-TPS65950 (2 of 2)
Size
Document Number
450-5000-001
Date: Thursday, December 11, 2008
Rev
B7
Sheet
1
of
10
VBAT
DC_5V
R49
TP20
U6
10K
VIO_1V8
6 nEN_USB_PW R
A3
A4
B5
A5
B4
C5
C4
D5
D4
E5
E4
D3
4 USB1HS_STP
4 USB1HS_DIR
4 USB1HS_NXT
4
4
4
4
4
4
4
4
USB1HS_DAT0
USB1HS_DAT1
USB1HS_DAT2
USB1HS_DAT3
USB1HS_DAT4
USB1HS_DAT5
USB1HS_DAT6
USB1HS_DAT7
B2
A2
4 USB1HS_nRST
4 USB1HS_CLK
2
3
4
1
IN OUT
IN OUT
EN OUT
GND OC
PAD
TESTPT1
8
7
6
5
9
HOST_nOC
TPS2061 (DGN)
STP
DIR
NXT
CLKOUT
DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7
RESETB
REFCLK
VBUS
DM
DP
ID
RBIAS
VDD3.3
C2
D1
E1
B1
A1
USB33_VBUS
R50
USB33_ID
USB33_RBIAS
D2
B3
VBAT
C1
GND
C3
R51
0
R52
P7
USB-A Conn. - 87520-xx1xx
8.064k
+ C101
100uf, 6.3V
16V
USB33_VDD3.3
DC_5V
C105C104
0.1uF
10V
C106
C107
USB3322 (CSP)
Power Control
820,0603
VIO_1V8
VDD1.8
0.1uF
10V
C103
0.1uF
10V
HOST_VBUS
HOST_DHOST_D+
1 VBUS
2 D3 D+
4 GND
C102
10V
4.7uf,CER,0805
SHIELD
SHIELD
Host Connector
10V
4.7uf,CER,0805
10V
4.7uf,CER,0805
Installed.
Expansion
Connector
DC_5V
4
4
4
4
4
4
4
4
4
4
4
A
MCBSP3_DX
MCBSP3_CLKX
MCBSP3_FSX
MCBSP3_DR
McBSP1_DX
McBSP1_CLKX
McBSP1_FSX
McBSP1_DR
McBSP1_CLKR
McBSP1_FSR
I2C2_SCL
4
nRESET
J3
2
4
6
8
10
12
14
16
18
20
22
24
26
28
VIO_1V8
1
3
5
7
9
11
13
15
17
19
21
23
25
27
MMC2_DAT7
MMC2_DAT6
MMC2_DAT5
MMC2_DAT4
MMC2_DAT3
MMC2_DAT2
MMC2_DAT1
MMC2_DAT0
MMC2_CMD
MMC2_CLKO
I2C2_SDA
REGEN
3
3
3
3
3
3
3
3
3
3
4
7
A
HEADER 14X2,DNI
Title
Size
Document Number
450-5000-001
Date: Thursday, December 11, 2008
Rev
B7
Sheet
1
of
10
VMMC1
10K
10K
10K
10K
10K
10K
C112
+
C113
10UF
0.1uF
10V
MMC1_DAT0
MMC1_DAT1
MMC1_DAT2
MMC1_DAT4
MMC1_DAT5
MMC1_DAT6
MMC1_DAT7
4
6
10K
10K
R62
R63
VIO_1V8
GPIO_29
MMC1_W P
MMC1_CD
16
17
18
19
20
21
22
23
24
25
26
27
28
#1_miniSD
#2_miniSD
#3_miniSD
#4_miniSD
#5_miniSD
#6_miniSD
#7_miniSD
#8_miniSD
#9_miniSD
#10_miniSD
#11_miniSD
GND1
GND2
14
15
SD_WP
CD
U10
C115
0.1uF
10V
TP21
U9
TESTPT1
UART3_TX
UART3_RX
TP22
R54
10K
0.1uF232_C1- 4
10V
232_C2+5
C118
C111
C110
3
3
232OE
C1+
3.3V
VIO_1V8
0.1uF
10V
232_C1+2
15
R60
R59
R58
MMC1_CLKO
0.1uF
10V
#1_MMC+/MMCM/RSMMC/MMC/SD
#2_MMC+/MMCM/RSMMC/MMC/SD
#3_MMC+/MMCM/RSMMC/MMC/SD
#4_MMC+/MMCM/RSMMC/MMC/SD
#5_MMC+/MMCM/RSMMC/MMC/SD
#6_MMC+/MMCM/RSMMC/MMC/SD
#7_MMC+/MMCM/RSMMC/MMC/SD
#8_MMC+/MMCM/SD
#9_MMC+/MMCM/SD
#10_MMC+/MMCM
#11_MMC+/MMCM
#12_MMC+/MMCM
#13_MMC+/MMCM
VCC
3
3
3
3
3
3
3
C114
3
5
4
6
VCCA
A1
A2
OE
VCCB
B1
B2
GND
7
8
1
2
UART3_TX_3V
UART3_RX_3V
0.1uF232_C2- 6
10V
11
9
TXS0102 (DCU)
TESTPT1
12
C1-
7232_V-
V+
232_V+
C116
C117
C2DIN
ROUT
EN
FORCEON
DOUT
RIN
13
8
INVALID
10
FORCEOFF
16
RS232_TX1
RS232_RX1
10
10
8
6
4
2
9
7
5
3
1
HEADER 5X2
C
IDC-10
P9
0.1uF
10V
0.1uF
10V
SN65C3221EPW
SD/MMC Connector 6 in 1
MMC+, MMCMobile, SD,
MMC, miniSD, RS-MMC
V-
C2+
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
MMC1_DAT3
MMC1_CMD
P8
MHC-W 21-601
14
3
3
R57
R55
R56
3.3V
DB9
9
8
7
6
5
4
3
2
1
9
8
7
6
5
4
3
2
1
5
9
4
8
3
7
2
6
1
AT-Everex Configuration
Title
Size
Document Number
450-5000-001
Date: Thursday, December 11, 2008
Rev
B7
Sheet
1
of
10
3.3V
C119
L4
FERRITE, MMZ1608R301A
10V
L5
FERRITE, MMZ1608R301A
L6
FERRITE, MMZ1608R301A
TVDD
DVI_DVDD
VIO_1V8
R64
3 DSS_ACBIAS
3 DSS_VSYNC
3 DSS_HSYNC
4 DVI_PUP
12
9
13
10
14
11
14
9
16
10
15
10
11
12
14
13
16
15
14
13
12
11
9
16
13
RP3G 7
RP3E 5
RP3F 6
1
2
8
2
16
15
9
15
10
10
10
10
DVI_DATA0
DVI_DATA1
DVI_DATA2
DVI_DATA3
DVI_DATA4
DVI_DATA5
DVI_DATA6
DVI_DATA7
DVI_DATA8
DVI_DATA9
DVI_DATA10
DVI_DATA11
DVI_DATA12
DVI_DATA13
DVI_DATA14
DVI_DATA15
DVI_DATA16
DVI_DATA17
DVI_DATA18
DVI_DATA19
DVI_DATA20
DVI_DATA21
DVI_DATA22
DVI_DATA23
DVI_CLK+
10 10
12 10
11 10
3.3V
RP2A
RP3B
RP3H
RP2B
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
10
R98
R99
R101
R102
10K
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
PD8
PD9
PD10
PD11
PD12
PD13
PD14
PD15
PD16
PD17
PD18
PD19
PD20
PD21
PD22
PD23
IDCK+
IDCKDE
VSYNC
HSYNC
VREF
1
33
12
29
23
18
27
28
6
4
5
DAT2DAT2+
DAT2_S
SCL
SDA
DAT1DAT1+
DAT1_S
DVI-D Interface
HTPLG
TXD0TXD0+
9
24
25
TXC+
TXC-
22
21
HTPLG R82
10K TXD0TXD0+
TXC+
TXC3.3V
18
17
19
9
7
8
+5V
DDC/CEC GND
HPLG
DAT0DAT0+
DAT0_S
11
10
12
CLK_S
CLK+
CLK-
13
14
CEC
NC
HDMI_Conn
R95 R96 R97
VIO_1V8
510
BSEL
DVI_DSEL
15
14
BSEL/SCL
DSEL/SDA
DK3
DK2
DK1
TXD1TXD1+
TVDD
PD
ISEL/RESET
6
7
8
3
1
2
DVI_+5v
10
13
DK3
DK2
DK1
TXD2TXD2+
30
31
3.3V
TFADJ
DKEN
RSVD2
NC
19
35
34
49
MSEN
11
1K
4.7K
TFADJ
DKEN
R100
410_NC
4.7K
MSEN
C125
VIO_1V8
C126
10V
0.1uF 10V
0.1uF
U11
4
4
RT1
P10
TXD2TXD2+
TXD1TXD1+
ISEL
10K
1K,0603,DNI
1K,0603,DNI
1K,0603,DNI
0.1uF
15
16
26
32
20
16
48
64
R103
R104
R105
63
62
61
60
59
58
55
54
53
52
51
50
47
46
45
44
43
42
41
40
39
38
37
36
57
56
2
5
4
3
DVI_DEN
DVI_VSYNC
DVI_HSYNC
10K
1K
DC_5V
0.1uF
t 100Ma
DVDD
DVDD
DVDD
TVDD
TVDD
PVDD
5
8
4
7
3
6
3
8
1
7
2
7
6
5
3
4
1
2
3
4
5
6
8
1
4
0.1uF
PGND
TP
RP1E
RP1H
RP1D
RP1G
RP1C
RP1F
RP3C
RP4H
RP3A
RP4G
RP1B
RP2G
RP2F
RP2E
RP2C
RP2D
RP4A
RP4B
RP4C
RP4D
RP4E
RP4F
RP2H
RP1A
RP3D
DSS_D0
DSS_D1
DSS_D2
DSS_D3
DSS_D4
DSS_D5
DSS_D6
DSS_D7
DSS_D8
DSS_D9
DSS_D10
DSS_D11
DSS_D12
DSS_D13
DSS_D14
DSS_D15
DSS_D16
DSS_D17
DSS_D18
DSS_D19
DSS_D20
DSS_D21
DSS_D22
DSS_D23
DSS_PCLK
0.1uF
RXEF010
U8
TFP410
TGND
TGND
TGND
DGND
DGND
DGND
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
10K,0603
0.1uF
10K,0603
DVI_VREF
R65
Place Close to
the OMAP
Processor.
0.1uF
C120
10V
C121
10V
C122
10V
C123
10V
C124
10V
17
65
DVI_PVDD
3
5
4
6
I2C3_SCL
I2C3_SDA
VCCA
A1
A2
OE
VCCB
B1
B2
GND
TXS0102 (DCU)
7
8
1
2
DDC_I2C3_SCL
DDC_I2C3_SDA
Title
Beagle-DVI-D Interface
Size
Document Number
450-5000-001
Date: Thursday, December 11, 2008
Rev
B7
Sheet
1
10
of
10