Scribd Logo
Загрузить

Добро пожаловать в Scribd!

  • For More Material Visit This Site

    Загружено:

    Mayank Sanadhya
    18 просмотров19 страниц
    This document provides an overview of Intel's Core i7 processor, including details about its socket, instruction set, cores, and microarchitecture. It discusses the Core i7's clock speed, cache size, Turbo Boost feature, LGA 1366 socket, SSE 4.2 instruction set, use of 4 physical/8 logical cores with Hyper-Threading, Intel QuickPath interconnect replacing the front-side bus, Nehalem microarchitecture, EP and EX sockets for different numbers of processors, and the transition from a 3-chip to 2-chip solution with the Westmere architecture. References are provided for more information.

    Исходное описание:

    Оригинальное название

    Intel_I7

    Авторское право

    © Attribution Non-Commercial (BY-NC)

    Доступные форматы

    PPT, PDF, TXT или читайте онлайн в Scribd

    Этот документ был вам полезен?

    Это неприемлемый материал?

    Пожаловаться на этот документ
    This document provides an overview of Intel's Core i7 processor, including details about its socket, instruction set, cores, and microarchitecture. It discusses the Core i7's clock speed, cache size, Turbo Boost feature, LGA 1366 socket, SSE 4.2 instruction set, use of 4 physical/8 logical cores with Hyper-Threading, Intel QuickPath interconnect replacing the front-side bus, Nehalem microarchitecture, EP and EX sockets for different numbers of processors, and the transition from a 3-chip to 2-chip solution with the Westmere architecture. References are provided for more information.

    Авторское право:

    Attribution Non-Commercial (BY-NC)
    Скачайте в формате PPT, PDF, TXT или читайте онлайн в Scribd
    Отметить как неприемлемый контент
    18 просмотров19 страниц

    For More Material Visit This Site

    Загружено:

    Mayank Sanadhya
    This document provides an overview of Intel's Core i7 processor, including details about its socket, instruction set, cores, and microarchitecture. It discusses the Core i7's clock speed, cache size, Turbo Boost feature, LGA 1366 socket, SSE 4.2 instruction set, use of 4 physical/8 logical cores with Hyper-Threading, Intel QuickPath interconnect replacing the front-side bus, Nehalem microarchitecture, EP and EX sockets for different numbers of processors, and the transition from a 3-chip to 2-chip solution with the Westmere architecture. References are provided for more information.

    Авторское право:

    Attribution Non-Commercial (BY-NC)
    Скачайте в формате PPT, PDF, TXT или читайте онлайн в Scribd
    Отметить как неприемлемый контент
    из 19

    www.studentsportel.blogspot.

    com
    • For more material visit this site

    by
    studentsportel
    I7’s Core

    Jon Ross
    &
    Philip Cosgrave
    Intel’s Core i7

    Jon Ross
    &
    Philip Cosgrave
    Content
    • Overview
    • Socket
    • SSE 4.2 Instruction Set
    • Cores
    – Intel Quickpath Interconnect
    – Nehalem - new micro-architecture
    – EP, EX socket
    – 3 to 2 chip solution
    Over View
    • Released November 2008
    • CPU clock
    • Cache
    • Turbo Boost
    Socket
    • Known as the LGA 1366 or Socket B
    • Contact points
    Instruction Set

    • Backwards support
    • Added SSE 4.2 Instruction set
    – CRC32
    – PCMPESTRI
    – PCMPESTRM
    – PCMPISTRI
    – PCMPISTRM
    – PCMPGTQ
    – POPCNT
    Core: Over View
    • 4 Physical, 8 logical from H/T
    • 3 channel memory
    Core: Intel Quickpath Interconnect
    • Intel X58 Arch
    • Replaced front side bus
    • Max width: 20 bit
    • Max bandwidth: 16GB/s Unidirectional
    • I7 920, 940
    – 16 bit and 4.8 GT/s = 19.2 GB/s
    • I7 965XE
    – 16 bit and 6.4 GT/s = 25.6GB/s
    Core: Nehalem
    – 45nm architecture
    – Scalable performance for from one-to-16 (or
    more) threads and from one-to-eight (or
    more) cores.
    – Power usage
    Core: EP & EX
    • EP is for 2 sockets (the base layout)
    • EX is for 4 and 8 sockets
    – Is the EP duplicated with more interconnects
    Core: 3 to 2 chip solution
    • Named Westmere
    • Moved GPU functionality from the
    Northbridge onto the CPU
    • Enables full disk encryption
    Other Fun Info
    More Extra Info
    References
    • Crysis Benchmark:
    http://www.pcgameshardware.com/aid,665558/Intel-Core-i7-Nehalem-CPUs-reviewed/Reviews/?
    page=5
    • Pin set:
    Intel Core i7 Extreme Edition and Intel Core i7 Processor and LGA1366 Socket
    http://download.intel.com/design/processor/designex/320837.pdf
    • Intel Overclock:
    http://www.engadget.com/2008/12/03/intels-core-i7-extreme-edition-965-overclocked-to-5-5ghz/
    • Intel Nehalem Arch
    http://download.intel.com/pressroom/kits/events/idffall_2008/SSmith_briefing_roadmap.pdf
    • 2 vs 3 chip solution
    http://www.neoseeker.com/Articles/Hardware/Reviews/intel_32nm/4.html
    • Intel i7 homepage
    http://www.intel.com/products/processor/corei7/index.htm
    • Intel Quickpath
    http://www.intel.com/technology/quickpath/introduction.pdf
    • Intel Turboboost
    http://www.intel.com/technology/turboboost/index.htm
    • Nehalem Arch
    http://www.intel.com/technology/architecture-silicon/next-gen/whitepaper.pdf

    Вам также может понравиться