Вы находитесь на странице: 1из 14

Mechanism exploded drawing

- 24 -
- 25 -
Chapter 6
FRU (Field Replaceable Unit) list
This chapter gives you the FRU (Field Replaceable Unit) listing in global configurations of AL1712. Refer to this
chapter whenever ordering for parts to repair or for RMA (Return Merchandise Authorization).
NOTE : Please note WHEN ORDERING FRU PARTS, that you should check the most up-to-date information available on
your regional web or channel(http://aicsl.acer.com.tw/spl/). For whatever reasons a part number change is made, it
will not be noted in the printed Service Guide. For ACER-AUTHORIZED CERVICE PROVIDERS, your Acer
office may have a DIFFERENT part number code to those given in the FRU list of this printed Service Guide. You
MUST use the local FRU list provided by your regional Acer office to order FRU parts repair and service of
customer machines.
NOTE: To scrap or to return the defective parts, you should follow the local government ordinance or regulations on how
best to dispose it, or follow the rules set by your regional Acer office on how to return it.

- 36 -
Photo Part Name Description Acer Part No.

MAINBOARD LOT MB ASSY 55.L06VE.001

ADP 12V 4.6A ADP-58AFA


POWER BOARD (DELTA) 55.L06VE.002
90-264V REV1A

INV MODULE LOT(12V,


INVERTER BOARD(TDK) 55.L06VE.003
V=800V, A1A)

BUTTON BOARD LOT BUTTON/B ASSY 55.L06VE.004

LCD (TFT)
LCD 20.1" TFT UXGA
FLC51UXC8V-10 20.1" 56.L06VE.001
FUJITSU FLC51UXC8V-10
(UXA)

SINGLE CABLE ASSY L7V MB-VGA


50.L06VE.001
CABLE(15/15P,REV1A) (15/15P,REV1A)

CABLE ASSY LOT


DVI CABLE BLACK 50.L06VE.003
MB-DVI(24P,REV2A)

CABLE ASSY LOT


LCD CABLE (30P REV1A) 50.L06VE.004
MB-DVI(30P,REV1A)

- 37 -
CABLE ASSY LOT
POWER CABLE (7P,REV1A) 50.L06VE.005
MB-POWER (7P,REV1A)

LOT LCD BEZEL SUB


LCD BEZEL ASSY,SILVER 60.L06VE.001
ASSY

LOT LCD COVER SUB


LCD COVER ASSY, BLACK 60.L06VE.002
ASSY

STAND ASSY,BLACK LOT STAND SUB ASSY 60.L06VE.003

HING-CAP SIDE LOT


HING CAP,BLACK 60.L06VE.004
(EBL0T004,REV3A)

LCD FRAME LOT LCD BKT ASSY 33.L06VE.001

LOT POWER/B SHIELD


MAIN/POWER BOARD ESD 33.L06VE.002
ASSY

INVERTER BOARD ESD LOT INVERTOR ESD ASSY 33.L06VE.003

- 38 -
PORT BKT LOT
PORT BRACKET 33.L06VE.004
(FBL0T005,REV 3A)

SPEAKER ASSY LOT


SPEAKER SET 23.L06VE.001
FG-QT3900 2W 2

- 39 -
Chapter 7
SCHEMATIC DIAGRAM

WUXGA/UXGA LCD Controller Board Design 1601 RD1

REVISION HISTORY
CONTENTS

Date Author Ver Comments


SCHEMATIC Name SHEET
2003/02/20 A Initial Release
01. Contents, Revision History 1

02. Top Level 2

03. Graphic Inputs 3

04. gm1601 4

05. Frame Store 5

06. Memory I/F 6

07. Power 7

08.Audio 8

Approval Position Signature Date

PROJECT : L0T
Quanta Computer Inc.
Title
01. Contents
Size Document Number Rev
L0T 1A
Top Level
Date: Friday, July 11, 2003 Sheet 1 of 8

- 40 -
SHEET 3 03. Graphic Inputs SHEET 4 SHEET 8
RXC+
RXC+ RXC- RXC+
RXC- RX2+ RXC-
RX2+ RX2- RX2+
RX2- RX1+ RX2-
RX1+ RX1- RX1+
RX1- RX0+ RX1-
RX0+ RX0+

VOLUME
RX0-
RX0- RED+ RX0- MUTE
RED+ RED- RED+ MUTE MUTE
RED- GREEN+ RED-
GREEN+ GREEN- GREEN+
GREEN- BLUE+ GREEN-
BLUE+ BLUE+ 08. Audio
BLUE-
BLUE- SOG BLUE-

VOLUME
SOG AHS SOG
AHS AVS AHS
AVS DVI_SCL AVS
DVI_SCL DVI_SDA DVI_SCL SHEET 7
DVI_SDA VGA_SCL DVI_SDA
VGA_SCL VGA_SDA VGA_SCL

VOLUME
VGA_SDA VGA_CAB VGA_SDA PPWR
VGA_CAB DVI_CAB VGA_CAB PPWR PPWR
DVI_CAB DVI_CAB PBIAS
PBIAS PBIAS
PWM0
PWM0 PWM1 PWM0
PWM1 PWM1

07. Power

SVDATA[0..7]
SHS
SVODD
SVS
SVCLK
SVDV

MSTR_SDA
MSTR_SCL
/RESET SHEET 5
FSDATA[0..31]
FSDATA[0..31] FSADDR[0..11] FSDATA[0..31]
FSADDR[0..11] FSCLK+ FSADDR[0..11]
FSCLK+ FSCLK- FSCLK+
FSCLK- FSDQS FSCLK-
FSDQS FSCKE FSDQS
FSCKE /FSRAS FSCKE
/FSRAS /FSCAS /FSRAS
/FSCAS /FSWE /FSCAS
/FSWE FSBKSEL0 /FSWE
FSBKSEL0 FSBKSEL1 FSBKSEL0
FSBKSEL1 FSDQM[0..3] FSBKSEL1
FSDQM[0..3] FSDQM[0..3]
05. Frame Store
SHEET 6
OCMDATA[0..7]
OCMDATA[0..7] OCMADDR[0..19] OCMDATA[0..7]
OCMADDR[0..19] /OCM_WE OCMADDR[0..19]
/OCM_WE /OCM_RE /OCM_WE
/OCM_RE /ROM_CS /OCM_RE
/ROM_CS /ROM_CS
PROJECT : L0T
Quanta Computer Inc. 04. gm1601
06. Memory I/F

Title
02. Top Level
Size Document Number Rev

Top Level
L0T 1A

Date: Friday, July 11, 2003 Sheet 2 of 8

- 41 -
DVI CONNECTOR
CN8

25 1 RX2-IN
RX2- RX2- 4
2 RX2+IN
RX2+ RX2+ 4
3
GND 4
RX4- 5
RX4+ 6 DVISCL
SCL 7 DVISDA
SDA 8
VS
9 RX1-IN
RX1- RX1- 4
10 RX1+IN
RX1+ RX1+ 4
11
GND 12 DVI_5V
RX3- 13
RX3+ 14 R115 10K/6
5V 15
GND 16 HOT_PLUG
HP DVI_CAB 4
17 RX0-IN

100K/6
RX0- RX0+IN RX0- 4
18
RX0+ RX0+ 4
19
GND 20
RX5- 21
RX5+

R108
22
GND 23 RXC+IN
RXC+ RXC-IN RXC+ 4
24
RXC- RXC- 4
GND
C1
RED C2 TP312-TP327 are the only DVI_5VD9 +5V
GRN C3 through hole parts as GND
BLU C4 DAN202U
HS test Probes on Board.
C5 1 2
GND Spread these TH TPs evenly
R99 10K/6
26 across the Board. The rest R107 10K/6
of TPs are Surface mount

3
R111 100/6
DVI_SCL 4
GND GND R112 100/6
DVI_SDA 4
U12
DVI-I 1 8
2 A0 VCC 7
3 A1 WP 6
0.1uF/6

4 A2 SCL 5
GND SDA
DVI Test Points are just SMTobservation points
C98

24AA02
on the traces with no stub GND
DIGITAL DDC GND GND

VGA_SCL
VGA_SCL 4
VGA_SDA
VGA_SDA 4

VGA_5V VGA_CAB 4
CN7 R106 0/6/NS
GND
R101 100/6 VGASCL 15 5
10
14 4 R88 20/6 1% C89 0.01uF/6
BLUE+ 4
VGA_5V +5V 9 C90 0.01uF/6
BLUE- 4
13 3 A-BLUE
D8 8 R90 20/6 1% C91 0.47uF/6
SOG 4
R102 100/6 VGASDA 12 2 A-GREEN R91 20/6 1% C92 0.01uF/6
GREEN+ 4
DAN202U 7 C69 0.01uF/6
A-RED GREEN- 4
1 2 11 1 R93 20/6 1% C94 0.01uF/6
RED+ 4
6 C93 0.01uF/6
RED- 4
75/6 1%

75/6 1%

75/6 1%
3

DB15 HD GND 56/6 1%

56/6 1%

56/6 1%
R100

R104

R103

A-HS
RGB SIGNAL GNDs at 2-mm from respective
R89

R83

R92

C88 RGB series Capacitors


R86 R98 A-VS
0.1uF/6 GNDGNDGND
U10 10K/6 10K/6 GNDGNDGND
1 8 Near VGA pins
2 A0 VCC 7 GND
3 A1 WP 6
4 A2 SCL 5 R95 0/6
GND SDA A-VS AHS 4
R97 22/6 R94 0/6
AVS 4
3

24AA02
3

D6 U11
GND GND D7
ANALOG DDC 5.6V A-HS R96 22/6 1 13
5.6V 2 1A 6A 12
1Y 6B
3

3 11
C100 47p/6

C108 47p/6
1

4 2A 5A 10
5.6V

5.6V
510/6/NS
1

2Y 5B
R105

5 +3.3V
3A
D5

GND GND 6
D4

8 3Y 14
1

9 4Y VCC 7
4A GND
0.1uF/6

PROJECT : L0T
C107

GND SN74LVC14A/NS
Quanta Computer Inc.
GNDGND
Title
03. Graphic Inputs
Size Document Number Rev
L0T 1A
03. Graphic Inputs
Date: Friday, July 11, 2003 Sheet 3 of 8

- 42 -
+1.8V_CORE
22uF/25V

22uF/25V

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6
C147

C154

C150

C141

C138

C135

C140

C139

C137

C136

C122

C145

C153

C146
C58

C57

+3.3V_LBADC

GND +2.5V_DDR +1.8V_CORE +3.3V_I/O_MALIBU +2.5V_DDR +3.3V_LVDSB +3.3V_LVDSA +3.3V_LVDS FSVREF +1.8V_DVI +3.3V_DVI +1.8V_ADC +3.3V_ADC +3.3V_PLL
22uF/25V

22uF/25V

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

AC10

AC23

AC12
AD12
AD13

AD20
AC22
AC21
AA23
AB23

AE17
U5

W23

W25
AC4
AC6
AC8

M23
AA4

AB4
U17
U11

U16
U10

D17
D23

D22

C13

H23

R23

D10

C11
C10
K17

K10
K16

K11
K23

P23

V23

Y23

E23
T16
T17

T11

T23

F23
L16

L11

L23
J23

J24
W4
C124

C125

C123

C129

C121

C120

C119

C130

C116

C128

C127

C126

C118

G1
C37

C45

C40

C42

D6
D8
D9

C9
C8
C6

D3

H3
H1
Y4

A3
A4

A2
B3

E3

F4
F2

J3
J1
GM9160

LVDSB_3.3
LVDSB_3.3
LVDSB_3.3

LVDSA_3.3
LVDSA_3.3
LVDSA_3.3

VDDA33_RPLL
VDDA33_PLL
416PBGA

VDDA18_DLL

LBACD-33

VDDA33_FPLL
VDDD33_LVDS

VDDA33_SDDS
VDDA33_SDDS
CORE_1.8
CORE_1.8
CORE_1.8
CORE_1.8
CORE_1.8
CORE_1.8
CORE_1.8
CORE_1.8
CORE_1.8
CORE_1.8
CORE_1.8
CORE_1.8
CORE_1.8

IO_3.3
IO_3.3
IO_3.3
IO_3.3
IO_3.3
IO_3.3
IO_3.3
IO_3.3
IO_3.3
IO_3.3
IO_3.3

FS_2.5
FS_2.5
FS_2.5
FS_2.5
FS_2.5
FS_2.5
FS_2.5
FS_2.5
FS_2.5
FS_2.5
FS_2.5
FS_2.5
FS_2.5
FS_2.5
FS_2.5

VDDA33_DDDS
VDDA33_DDDS
FSVREF
FSVREF

DVI_1.8
DVI_1.8
DVI_1.8
DVI_1.8

DVI_3.3
DVI_3.3
DVI_3.3
DVI_3.3
DVI_3.3

ADC_1.8
ADC_1.8

ADC_3.3
ADC_3.3
ADC_3.3
ADC_3.3
FSDATA[0..31]
FSDATA[0..31] 5
GND +3.3V_I/O_MALIBU
E24 FSDATAU0 FSDATAU0 RN11 1 8 FSDATA0
FSDATA0 E25 FSDATAU1 FSDATAU1 33 2 7 FSDATA1
N4 FSDATA1 E26 FSDATAU2 FSDATAU2 3 6 FSDATA2
0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

3 DVI_SCL DVI_SCL FSDATA2 FSDATAU3 FSDATAU3 FSDATA3


22uF/25V

22uF/25V

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

3 DVI_SDA N3 G26 4 5
A8 DVI_SDA FSDATA3 G24 FSDATAU4 FSDATAU4 RN12 1 8 FSDATA4
3 RX0+ RX0+ FSDATA4 FSDATAU5 FSDATAU5 FSDATA5
C164

C167

C172

C173

C134

C117

C115

C151

C158

C160

C163

B8 H26 33 2 7
C46

C55

3 RX0- RX0- FSDATA5 FSDATAU6 FSDATAU6 FSDATA6


A9 H24 3 6
3 RX1+ RX1+ FSDATA6 FSDATAU7 FSDATAU7 FSDATA7
B9 J25 4 5
3 RX1- RX1- FSDATA7 FSDATAU8 FSDATAU8 FSDATA8
A10 T26 RN7 1 8
3 RX2+ RX2+ FSDATA8 FSDATAU9 FSDATAU9 FSDATA9
GND B10 R25 33 2 7
3 RX2- RX2- FSDATA9 FSDATAU10 FSDATAU10 FSDATA10
+1.8V_DVI +3.3V_DVI A6 P24 3 6
3 RXC+ RXC+ FSDATA10 FSDATAU11 FSDATAU11 FSDATA11
B6 P26 4 5
3 RXC- RXC- FSDATA11 FSDATAU12 FSDATAU12 FSDATA12
D5 N24 RN6 1 8
C5 NO_CONNECT FSDATA12 N26 FSDATAU13 FSDATAU13 33 2 7 FSDATA13
NO_CONNECT FSDATA13 FSDATAU14 FSDATAU14 FSDATA14
22uF/25V

R54 249 1% B11 M25 3 6


0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

+3.3V_DVI REXT FSDATA14 FSDATAU15 FSDATAU15 FSDATA15


L24 4 5
FSDATA15 FSDATAU16 FSDATAU16 FSDATA16
C161

C159

C156

C152

C157

C143

C149

C155

C162

L25 RN13 1 8
C54

B1 FSDATA16 M26 FSDATAU17 FSDATAU17 33 2 7 FSDATA17


3 BLUE- BLUE- FSDATA17 FSDATAU18 FSDATAU18 FSDATA18
B2 M24 3 6
3 BLUE+ BLUE+ FSDATA18 FSDATAU19 FSDATAU19 FSDATA19 FSBKSEL1 5
C1 N25 4 5
3 GREEN- GREEN- FSDATA19 FSDATAU20 FSDATAU20 FSDATA20
GND GND C2 N23 RN9 1 8
3 GREEN+ GREEN+ FSDATA20 FSDATAU21 FSDATAU21 FSDATA21
D1 P25 33 2 7
3 RED- RED- FSDATA21 FSDATAU22 FSDATAU22 FSDATA22 FSBKSEL0 5
D2 R26 3 6
3 RED+ RED+ FSDATA22 FSDATAU23 FSDATAU23 FSDATA23
C3 R24 4 5
3 SOG SOG FSDATA23 FSDATAU24 FSDATAU24 FSDATA24
A1 K24 RN5 1 8
+3.3V_PLL +3.3V_PLL N2 NO_CONNECT FSDATA24 J26 FSDATAU25 FSDATAU25 33 2 7 FSDATA25
3 VGA_SCL VGA_SCL FSDATA25 FSDATAU26 FSDATAU26 FSDATA26
3 VGA_SDA N1 H25 3 6
22pF/6 C67 L4 VGA_SDA FSDATA26 G23 FSDATAU27 FSDATAU27 4 5 FSDATA27
3 AHS AHSYNC FSDATA27 FSDATAU28 FSDATAU28 FSDATA28
C68 22pF/6 L3 G25 RN4 1 8
3 AVS AVSYNC FSDATA28 FSDATAU29 FSDATAU29 FSDATA29
R4 F24 33 2 7
EXTCLK FSDATA29 F25 FSDATAU30 FSDATAU30 3 6 FSDATA30
X1 FSDATA30 F26 FSDATAU31 FSDATAU31 4 5 FSDATA31
XTAL G4 FSDATA31
TCLK XTAL FSADDR[0..11] 5
G3 FSADDRU6 RN3 1 8 FSADDR6
14.318MHz F1 TCLK FSADDRU4 33 2 7 FSADDR4
K3 NO_CONNECT AD25 FSADDRU0 FSADDRU5 3 6 FSADDR5
Route (VIN1/ADC_IN1, ADC1_RETURN) and
R77 3.3K ACS_RSET_HD K2 NO_CONNECT FSADDR0 AD26 FSADDRU1 FSADDRU9 4 5 FSADDR9
(VIN2/ADC_IN2, ADC2_RETURN) as differential ACS_RSET_HD FSADDR1 AC24 FSADDRU2 FSBKSELU1 RN2 1 8 FSBKSEL1
tracks close to each other and ground the C19 FSADDR2 AC25 FSADDRU3 FSBKSELU0 33 2 7 FSBKSEL0
GND B19 VRED0 FSADDR3 AB26 FSADDRU4 FSADDRU7 3 6 FSADDR7
return track of each pair very close to the VRED1 FSADDR4
A19 AA24 FSADDRU5 FSADDRU8 4 5 FSADDR8
Malibu D12 ball and ground pin D18 VRED2 FSADDR5 AA25 FSADDRU6
C18 VRED3 FSADDR6 AA26 FSADDRU7 FSADDRU0 R36 33/6 FSADDR0
Optional Filter Caps in between a pair on LBADC differential tracks close VRED4 FSADDR7
to the Malibu chip B18 Y24 FSADDRU8 FSADDRU1 R35 33/6 FSADDR1
A18 VRED5 FSADDR8 AB25 FSADDRU9 FSADDRU11 RN8 1 8 FSADDR11
C17 VRED6 FSADDR9 AC26 FSADDRU10 FSADDRU3 33 2 7 FSADDR3
ADC_IN1 R78 VRED7 FSADDR10 AB24 FSADDRU11 FSADDRU10 3 6 FSADDR10
C51 10K/6 A23 FSADDR11 FSADDRU2 4 5 FSADDR2
C22 VGRN0 U24 FSCLKU+ FSCLK+
ADC1_RETURN VGRN1 FSCLKp FSCLKU- FSCLK- FSCLK+ 5
0.1uF/6 B22 U23
VGRN2 FSCLKn FSCLK- 5
A22
GND D21 VGRN3 L26 FSDQSU R34 33/6
ADC_IN2 VGRN4 FSDQS FSDQS 5
GND C21
B21 VGRN5 T25 FSDQMU0
C50 A21 VGRN6 FSDQM0 U25 FSDQMU1
VGRN7 FSDQM1 FSDQMU2 FSDQM[0..3] 5
U26 FSDQMU1 RN10 1 8 FSDQM1 Place Series termination resistors on all address and
0.1uF/6 B25 FSDQM2 T24 FSDQMU3 /FSRASU 33 2 7 /FSRAS
ADC2_RETURN VBLU0 FSDQM3 /FSWEU /FSCASU /FSCAS /FSRAS 5 control lines (RN601,RN603,RN605) very close to U600
A25 V26 3 6
VBLU1 FSWE /FSCASU /FSCAS 5
D24 V25 FSCKEU 4 5 FSCKE
VBLU2 FSCAS /FSRASU /FSWEU /FSWE FSCKE 5
C24 V24 RN1 1 8 Unloaded trace impedance on this interface is 90 Ohm
VBLU3 FSRAS FSCKEU FSDQM0 /FSWE 5
R37 B24 W26 FSDQMU0 33 2 7
GND 10K/6 A24 VBLU4 FSCKE Y25 FSBKSELU0 FSDQMU3 3 6 FSDQM3 Loaded trace impedace with DRAM load is 65 Ohm (for 2.5 inch total trace
C23 VBLU5 FSBKSEL0 Y26 FSBKSELU1 FSDQMU2 4 5 FSDQM2 length)
+3.3V_LBADC B23 VBLU6 FSBKSEL1
VBLU7
GND A20
B20 VCLK
VODD Place Series termination resistors on bidirectional lines-DATA and DQS
C20 (RN600,RN602,RN604,RN606,R605) midway between U600 anf U700
+3.3V_DIG D19 VVS AC18
D20 VHS_CSYNC GPIO_G06_B0 AD18
VDV GPIO_G06_B1 Max trace length on this interfce is 2.5 inches
B17 AE18 Minimize trace length difference between DQS and data and
R33 10K/6 VCLAMP GPIO_G06_B2 AF18
PWM0 GPIO_G06_B3 TXA3+
among the data lines
R31 10K/6 C26 AE19
7 PWM0 PWM1 PWM0 A3+ TXA3-
C25 AF19
LED2_KEYPAD 7 PWM1 PWM1 A3- TXAC+
PWM2 D26 AE20 R603, R604 very close to U600
LED_KEYPAD D25 PWM2 AC+ AF20 TXAC-
CN4 R44 10K/6 OCM_TIMER1 AC-
FSCLK+, FSCLK- should be routed like a differentail pair
R45 10K/6 ADC_IN3 A12
ADC_IN2 GND LBADC_IN3
1 R49 22/6 B12 AD21
2 R53 22/6 ADC_IN1 C12 LBADC_IN2 GPIO_G05_B0 AD22
3 R60 22/6 LED_GRN D12 LBADC_IN1 GPIO_G05_B3 AE21 TXA2+
LED_ORANGE GND LBADC_RETURN A2+ TXA2-
4 R66 22/6 AF21
5 R116 22/6 LED_BLUE + C49 C16 A2- AE22 TXA1+
6 B16 SVDATA0 A1+ AF22 TXA1-
22uF/25V CN3 +5V A16 SVDATA1 A1- AE23 TXA0+
D15 SVDATA2 A0+ AF23 TXA0-
4501-06P-R GND 1 TXD C15 SVDATA3 A0-
2 RXD B15 SVDATA4 AD23
GND 3 A15 SVDATA5 GPIO_G04_B0 AD24
4 D14 SVDATA6 GPIO_G04_B1 AE24 +12V_PANEL
SVDATA7 GPIO_G04_B2 AF24
4606-04-04P-R/NS A17 GPIO_G04_B3 AF25
KeyPad connector SVDV GPIO_G04_B4

22uF/25V
+12V A14 AF26
SVODD GPIO_G04_B5

0.1uF/6
GND B14 AE25
C14 SVVSYNC GPIO_G04_B6 AE26
R27 1K/6 R117 0/6 LED_ORANGE D16 SVHSYNC GPIO_G04_B7

C12

C11
R28 1K/6 R118 0/6 LED_GRN SVCLK AE8
GPIO_G07_B0 AF8
M1 GPIO_G07_B1 AC9
MMBT3904L

OCM_UDO GPIO_G07_B2
3

M2 AD9 GND
LED_KEYPAD R30 4.7K/6 1 OCM_UDI GPIO_G07_B3 AE9
GPIO_G07_B4
Q8

AF9
MMBT3904L

/RESET K1 GPIO_G07_B5 AD10


/RESET GPIO_G07_B6
3

IR1 M4 AE10
2

LED2_KEYPAD GND IR0 IR1 GPIO_G07_B7


Q9

R32 4.7K/6 1 M3
GND MSTR_SCL IR0
P4
MSTR_SCL MSTR_SDA MSTR_SCL
P3 AF10
MSTR_SDA MSTR_SDA LVDS_SHIELD[0] AC11
2

LVDS_SHIELD[1] AD11
LVDS_SHIELD[2] AE11
/OCM_WE R3 LVDS_SHIELD[3] AF11 TXB3+
6 /OCM_WE /OCM_RE /OCM_WE B3+ TXB3-
GND R2 AF12
6 /OCM_RE /OCM_CS /OCM_RE B3- TXBC+
R1 AE12
6 /ROM_CS /ROM_CS BC+ TXBC-
L1 AF13
L2 /OCM_INT2 BC-
P2 /OCM_INT1
+12V P1 /OCM_CS2
T4 /OCM_CS1 AE13
/OCM_CS0 LVDS_SHIELD[4] AD14
FSVREF LVDS_SHIELD[5] AF14 TXB2+
6 OCMADDR[0..19] OCMADDR19 T3 B2+ TXB2-
+1.8V_ADC AE14
R119 OCMADDR18 T2 OCMADDR19 B2- AF15 TXB1+
OCMADDR17 T1 OCMADDR18 B1+ AE15 TXB1-
C38 C39 1K/6 OCMADDR16 U4 OCMADDR17 B1- AF16 TXB0+
C63 C62 R120 100/6 LED_BLUE OCMADDR15 U3 OCMADDR16 B0+ AE16 TXB0-
0.1uF/6 0.1uF/6 OCMADDR14 U2 OCMADDR15 B0-
0.1uF/6 0.1uF/6 OCMADDR13 U1 OCMADDR14
OCMADDR12 V4 OCMADDR13 CN2
MMBT3904L

OCMADDR11 V3 OCMADDR12 AC7 R48 0 +3.3V_DIG TXA0- 1 2 TXA0+


OCMADDR11 DCLK 1 2
3

GND +3.3V_ADC OCMADDR10 V2 AF17 TXA1- 3 4 TXA1+


GND LED2_KEYPAD R121 4.7K/6 1 OCMADDR9 V1 OCMADDR10 GPIO_14/DHS AD16 R59 10K/6 TXA2- 5 3 4 6 TXA2+
Q11

OCMADDR8 W3 OCMADDR9 GPIO_15/DVS AD7 MUTE 7 5 6 8


OCMADDR7 W2 OCMADDR8 GPIO_16/DEN MUTE 8 TXAC- 7 8 TXAC+
9 10 +3.3V_LVDS
C70 C168 C175 C171 C169 OCMADDR6 W1 OCMADDR7 +3.3V_LVDS TXA3- 11 9 10 12 TXA3+
2

OCMADDR5 Y3 OCMADDR6 +3.3V_DIG TXB0- 13 11 12 14 TXB0+


22uF/25V 0.1uF/6 0.1uF/6 0.1uF/6 0.1uF/6 R122 OCMADDR4 Y2 OCMADDR5 15 13 14 16
OCMADDR3 Y1 OCMADDR4 TXB1- 15 16 TXB1+

R1410K/6
AD8 JTAG_TRST R52 2.7K 17 18
1K/6 OCMADDR2 AA3 OCMADDR3 GPIO_G08_B5/JTAG_RESET AF7 R15 TXB2- 19 17 18 20 TXB2+
+3.3V_PLL OCMADDR1 AA2 OCMADDR2 GPIO_G08_B4/JTAG_TDO AE7 TXBC- 21 19 20 22 TXBC+
GND OCMADDR0 AA1 OCMADDR1 GPIO_G08_B3 AF6 10K/6 TXB3- 23 21 22 24 TXB3+
OCMADDR0 GPIO_G08_B2/JTAG_TDI AE6 25 23 24 26
GPIO_G08_B1/JTAG_MODE AD6 27 25 26 28 LCDVCC
C77 GPIO_G08_B0/JTAG_CLK AF5 +3.3V_DIG 29 27 28 30 LCDVCC
0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

GND AB3 GPIO_G09_B5 AE5 29 30

R13
OCMDATA15 GPIO_G09_B4 LCDVCC
C177

C174

C176

C178

C165

C170

C166

22uF/25V AB2 AD5 R63 10K/6 +12V_PANEL


25V AB1 OCMDATA14 GPIO_G09_B3 AC5 R16 1841 30P

0/6/NS
AC3 OCMDATA13 GPIO_G09_B2 AF4 VGA_CAB
OCMDATA12 GPIO_G09_B1 DVI_CAB VGA_CAB 3
AC2 AE4 0/6/NS GND GND
OCMDATA11 GPIO_G09_B0 DVI_CAB 3
GND +3.3V_LVDSA AC1
+3.3V_LVDS AD1 OCMDATA10
AE1 OCMDATA9
6 OCMDATA[0..7] OCMDATA7 OCMDATA8 PPWR
C47 AF1 A26 +5V GND
OCMDATA6 OCMDATA7 PPWR PBIAS PPWR 7
C44 C131 C133 C132 AD2 B26 GND
OCMDATA5 OCMDATA6 PBIAS PBIAS 7
0.1uF/6 AE2
22uF/25V 0.1uF/6 0.1uF/6 0.1uF/6 OCMDATA4 AF2 OCMDATA5 AC17 R82 2.7K R84 0
25V OCMDATA3 AD3 OCMDATA4 NO_CONNECT AC16 OEXTR R42 3.3K U7
OCMDATA2 AE3 OCMDATA3 OEXTR AD15 R81 2.7K 8 1
+3.3V_LVDSB GND OCMDATA1 AF3 OCMDATA2 D_GND 7 VCC A0 2
GND OCMDATA0 AD4 OCMDATA1 GND MSTR_SCL 6 WP A1 3
OCMDATA0 GND MSTR_SDA 5 SCK A2 4 R85
SI VSS
C52 C144 C142 C148 +3.3V_DIG 24LC32-SN *0
AC20 VSSA33A_LVDS
AD19 VSSA33A_LVDS
VSSA33A_LVDS

VSSD33_DDDS
VSSD33_SDDS
VSSA33_DDDS
VSSA33_SDDS
VSSD33_LVDS

GND SOIC8 GND


VSSA33_RPLL

VSSA33_FPLL
VSSA18_DLL

VSSD33_PLL
LBADC_GND
AC14 LVDSB_GND
AC15 LVDSB_GND
LVDSB_GND

W24 FSVREFVSS
FSVREFVSS

22uF/25V 0.1uF/6 0.1uF/6 0.1uF/6 I2C address: A2H and A3H


ADC_DGND

ADC_DGND
ADC_AGND
ADC_AGND

ADC_AGND
ADC_AGND
ADC_AGND

25V
B7 DVI_GND
C7 DVI_GND
D7 DVI_GND
A11 DVI_GND
D11 DVI_GND
B5 DVI_GND
DVI_GND

GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND

D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND

+5V
GND
VCC
AC13

AC19

AD17

2 /RESET
M15

M11

M13
M12

M16

M14

M10
M17
U14

R15
U15

N11
R11

N17
N10
R10

N12

U12

N13
R13

N14

N15

N16
R16
R12

U13

R14

R17

D13
A13

P15

P16

K12

P12

K14

P14
B13
K25

K15

K13
P13

P11

P17

P10

K26
T12

T13
T10

T14

T15
L15

L12

L13

L10

L14

L17

OUT /RESET
G2
D4

C4

H4
H2
B4

E2
A5
E1

E4

A7

K4
F3

J4
J2

C76 C78 C80


GND

0.1uF/6 0.1uF/6 0.1uF/6

U8
MAX809_1
1

GND GND GND

GND

PROJECT : L0T
Quanta Computer Inc.
Title
04. gm1601
Size Document Number Rev
L0T 2A
04. gm1601
Date: Friday, July 11, 2003 Sheet 4 of 8

- 43 -
+2.5V_DDR
22uF/25V

22uF/25V

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6

0.1uF/6
C5

C4

C3

C2

C6
C20

C24

C29

C30

C31

C13

C19

C17
C27

C28

C18
GND

4 FSDATA[0..31]
+2.5V_DDR FSVREF

U1
14
22
59
67
73
79
86
95

15
35
65
96
58
2
8 VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ

VREF
VDD
VDD
VDD
VDD 97 FSDATA0
4 FSADDR[0..11] FSADDR0 DQ0 FSDATA1
31 98
FSADDR1 32 A0 DQ1 100 FSDATA2
FSADDR2 33 A1 DQ2 1 FSDATA3
FSADDR3 34 A2 DQ3 3 FSDATA4
FSADDR4 47 A3 DQ4 4 FSDATA5 +2.5V_DDR
FSADDR5 48 A4 DQ5 6 FSDATA6
FSADDR6 49 A5 DQ6 7 FSDATA7
FSADDR7 50 A6 DQ7
FSADDR8 51 A7
FSADDR9 45 A8/AP
FSADDR10 36 A9 R3 FSVREF
FSADDR11 37 A10 10K/6 1%
A11 60 FSDATA8
DQ8 61 FSDATA9
FSBKSEL0 29 DQ9 63 FSDATA10 FSVREF
4 FSBKSEL0 FSBKSEL1 BA0 DQ10
30 64 FSDATA11
4 FSBKSEL1 BA1 DQ11 68 FSDATA12
FSCLK- 54 DQ12 69 FSDATA13 C1
4 FSCLK- FSCLK+ CLK DQ13
55 71 FSDATA14 R1
4 FSCLK+ FSCKE CLK DQ14
53 72 FSDATA15 10K/6 1% 0.1uF/6
4 FSCKE CKE DQ15
28
GND /FSRAS CS
27
4 /FSRAS /FSCAS RAS
26
4 /FSCAS /FSWE CAS
25 9 FSDATA16 GND
4 /FSWE DQS WE DQ16
94 10 FSDATA17
4 FSDQS DQS DQ17 12 FSDATA18 GND
FSDQM0 23 DQ18 13 FSDATA19
4 FSDQM[0..3] FSDQM1 DM0 DQ19
56 17 FSDATA20
FSDQM2 24 DM1 DQ20 18 FSDATA21
FSDQM3 57 DM2 DQ21 20 FSDATA22 FSCLK+
DM3 DQ22 21 FSDATA23
DQ23 R4
38
39 NC 140/6
40 NC FSCLK-
41 NC
42 NC 74 FSDATA24 Place R704 termination close to
43 NC DQ24 75 FSDATA25 corresponding U600 Pins
44 NC DQ25 77 FSDATA26
87 NC DQ26 78 FSDATA27
88 NC DQ27 80 FSDATA28
89 NC DQ28 81 FSDATA29
90 NC DQ29 83 FSDATA30
91 NC DQ30 84 FSDATA31
DNC DQ31
PROJECT : L0T
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ

93
MCL

NC
VSS
VSS
VSS
VSS

Quanta Computer Inc.


11
19
62
70
76
82
92
99

16
46
66
85

52

MT46V2M32LG-4 Place series termination resistors very Title


5

TQFP-100 close to U600


05. Frame Store
Size Document Number Rev
GND
05. Frame Store
L0T 1A

Date: Friday, July 11, 2003 Sheet 5 of 8

- 44 -
+3.3V_DIG
+3.3V_DIG Socket for a X8 Flash (64/128/256/512K) and
R40 10K/6 PROMJETmemory Emulator
R43 10K/6
R67 10K/6 XU1
OCMADDR18 OCMDATA7

22uF/25V
1 21

0.1uF/6
/OCM_WE OCMADDR17 30 A18 DQ7 20 OCMDATA6
4 /OCM_WE /OCM_RE OCMADDR16 A17 DQ6 OCMDATA5
2 19

C60

C59
4 /OCM_RE OCMADDR15 A16 DQ5 OCMDATA4
/OCM_CS 3 18
4 /ROM_CS OCMADDR14 A15 DQ4 OCMDATA3
29 17
OCMADDR13 28 A14 DQ3 15 OCMDATA2
GND OCMADDR12 4 A13 DQ2 14 OCMDATA1
OCMADDR11 25 A12 DQ1 13 OCMDATA0
OCMADDR10 23 A11 DQ0
OCMADDR9 26 A10
OCMADDR8 27 A9 22 /ROM_CS
OCMADDR7 5 A8 CE# 24 /OCM_RE
OCMADDR6 6 A7 OE# 31 /OCM_WE
OCMADDR5 7 A6 WE#
OCMADDR4 8 A5 +3.3V_DIG
OCMADDR3 9 A4 32
OCMADDR2 10 A3 VCC
OCMADDR1 11 A2 16
OCMADDR0 12 A1 VSS
OCMADDR[0..19] A0
4 OCMADDR[0..19]
A28F001 GND
29LV040B
OCMDATA[0..7]
4 OCMDATA[0..7]

+3.3V_DIG

R68 10K/6
R69 10K/6 10: LOW (Use TCLK)
R70 10K/6 11: LOW (set all display output to '0')
R62 10K/6 12: LOW
R55 10K/6 13: LOW(disable serial interface debug)
R47 10K/6 14: LOW
R50 10K/6 15: LOW
16: HIGH (use crystal)
OCMADDR8 Firmware_Bypass R56 10K/6 17: LOW (8bit bus with OCM access external ROM)
OCMADDR9 DDC2BI R51 10K/6 18: HIGH
OCMADDR13 Serial_Interface_Debug1 R61 10K/6 19: LOW
OCMADDR14 Serial_Interface_Debug2 R64 10K/6
OCMADDR15 Serial_Interface_Debug3 R73 10K/6
OCMADDR16 INT_OSC
OCMADDR18 8-BIT_FLASH2
OCMADDR17 R65 10K/6 8-BIT_FLASH1 GND
OCMADDR19 R80 10K/6 8-BIT_FLASH3
OCMADDR10 R41 10K/6 TCLK
OCMADDR11 R46 10K/6 OUTPUTS_ZERO
OCMADDR12 R71 10K/6 OUTPUTS_ZERO
GND

PROJECT : L0T
Quanta Computer Inc.
Title
06. Memory I/F
Size Document Number Rev
1A
06. Memory I/F L0T
Date: Friday, July 11, 2003 Sheet 6 of 8

- 45 -
U3 +2.5V_DDR
+5V 0.8A Max
D1 1SS355
L5 CX000800000/1206 3 2
VIN VOUT
1 R38
ADJ/GND

0/1206

100u/25V

100u/25V
200/6 1%
U2 + LT1117/TO223 +

5
6
7
8

NDS9410A/SO
+12V 8 1 R39

C41

C43
BOOST DC 200/6 1%

R21
FUSE1 7 2 R18 47/6
4501-07 L2 IS DE

Q6
1 2 6 3 R22 330K/6
7 VCC CF D2 C22 GND
6 4A125,SLOW BC0610R6H-B246-2_5 5 4 0.1uF/6

4
3
2
1
5 FB GND 1SS355

120p/6
330u/16V
0.1uF/6

4
0.1uF/6

3
*330u/16V

240K/6 1%
ADJ AIC1563
C8

C14

C32
2 ON/OFF
C15

C21

1u/8

1 Q7
CN1 GND GND
C26

R23
MMST3906
GND

1K/6
GND R24 3K/6 1%
GND +5V

R20
C33 2200p/6
R25 L3 2 1 47UH L4
CX000800000/1206
1K/6 1%

0.1uF/6

1000u/6.3V
D3

1nF/6
+1.8V_CORE +1.8V_DVI RB081L-20

C34

C35
GND

C36
+3.3V_ADC +1.8V_ADC

2
+3.3V_PLL L12
CX000800000/1206 GND GND GND
+3.3V_LVDSA L14 GND
CX000800000/1206
L18 +3.3V_LVDS
CX000800000/1206
L6 +3.3V_LBADC
CX000800000/1206 +5V
L9 +3.3V_DVI U4 +3.3V_ADC
CX000800000/1206
L11 +3.3V_DIG
CX000800000/1206 L8 CX000800000/1206 3 2
L19 +3.3V_LVDSB VIN VOUT
CX000800000/1206 1 R57
L7 ADJ/GND

100u/25V
CX000800000/1206 +3.3V_I/O_MALIBU 200/6 1%

100u/25V
L10 +5V + AIC1084/TO252 +
CX000800000/1206 U6
L26 +1.8V_CORE R58

C48

C53
CX000800000/1206
L15 CX000800000/1206 3 2 L13 330/6 1%
VIN VOUT CX000800000/1206
1 R72
ADJ/GND GND

100u/25V
330/6 1%
100u/25V

+ AIC1084/TO252 +

R74 H2 H4 H3
C61

C56

148/6 1% 2 9 2 9 2 9
+5V 3 8 3 8 3 8
4 1 7 4 1 7 4 1 7
GND 5 6 5 6 5 6
R11 10K/6 R12 100K/6
VOLUME 8
MTH276D126 MTH276D126 MTH276D126
0.1uF/6

GND GND AGND AGND GND GND


3

PWM1 R9 4.7K/6 1 Q3
4 PWM1
MMBT3904L
C10
2

GND
+5V GND
+12V
R6 4.7K/6/NS
+12V_PANEL
R7 0/6 C23 R17 Q4 L1
1 8
Q2 MMST3906/NS 1u/8 4.7K/6 2 7
3 6 CX000800000/1206
R10 R19 0/6/NS 4 5
4 PBIAS

330u/16V
C16
3

4.7K/6/NS C25 0.1uF/6


R29 4.7K/6 1 Q5 SI9435 0.1uF/6

C9
4 PPWR
MMBT3904L
25V
ON/OFF GND
2

+5V ADJ GND


GND GND
GND
R8 10K/6 R5 100K/6
0.1uF/6

H1
PROJECT : L0T
3

2 9
4 PWM0
PWM0 R2 4.7K/6 1 Q1 3 8 Quanta Computer Inc.
MMBT3904L 4 1 7
Title
C7

5 6
POWER
2

MTH276D126
GND Size Document Number Rev
GND GND GND
07. Power
DISPLAY 2A

Date: Friday, July 11, 2003 Sheet 7 of 8

- 46 -
12V_A +12V
L20 CX000800000/1206
SPKRO+
SPKRO-

12V_A

CX000800000/1206
CN9 1 12V_A

CX000800000/1206
5 left_inR109 0/6 L22 LIN
4 CX000800000/1206

C64 1nF/6

C65 1nF/6
C72 0.1uF/6
22uF/25V
3
RIN

22uF/25V
2 R110 0/6 L23

0.1uF/6
ZD005D100 CX000800000/1206

C81

L16

L17

C73

C66
R1135.1K/6/NS

R1145.1K/6/NS
220P/6

220P/6

220P/6
C113

C71 C74
220P/6
C114

C102

C101
0.01uF/6
0.01uF/6

48

47

46

45

44

43

42

41

40

39

38

37
U9
AGND AGND AGND AGND AGND AGND

BSR+

BSR-
ROUT+

ROUT+

PGNDR

PGNDR

ROUT-

ROUT-
PVCCR

PVCCR

PVCCR

PVCCR
+12V
AGND
R79 10K/6 1 36 C82 1U/8
SDZ VCLAMPR
MMBT3904L

RIN C75 1U/8 2 35


RIN+ MODEB
3

MUTE R75 4.7K/6 1 AGND C79 1U/8 3 34 12V_A


4 MUTE RIN- MODE
Q10
R76 10K/6

AGND C83 1U/8 4 33


V2P5 AVCC
2

22uF/25V
AGND C85 1U/8 5 32

0.1uF/6
LIN- VAROUTR
LIN C95 1U/8 6 31

C84

C86
LIN+ VAROUTL
7 30
AVDDREF NC
8 29 C87 0.1uF/6 L21 CX000800000/1206
VREF AVDD
9 28 C96 220P/6
VARDIFF COSC
10 27 R87 120K/6
VARMAX ROSC GND
VOLUME 11 26 AGND AGND
7 VOLUME VOL AGND
12 25 C99 1U/8
C97 0.1uF/6

AGND VCLAMPL
PGNDL

PGNDL
PVCCL

PVCCL

PVCCL

PVCCL
LOUT+

LOUT+

LOUT-

LOUT-
BSL+

BSL-
AGND
13

14

15

16

17

18

19

20

21

22

23

24
TPA3003D2

C103 0.01uF/6 C106 0.01uF/6


CX000800000/1206

CN6
CX000800000/1206
C104 0.1uF/6

C105 0.1uF/6

22uF/25V
SPKRO+
1
22uF/25V

SPKRO-
C110 SPKLO+ 2
3
C109

SPKLO-
4
L24

L25

12V_A
C111 1nF/6

C112 1nF/6

12V_A 4501-04-04P-R

SPKLO-
PROJECT : L0T
SPKLO+
Quanta Computer Inc.
Title
08. Audio
Size Document Number Rev

08. Audio
L0T 2A

Date: Friday, July 11, 2003 Sheet 8 of 8

- 47 -