tosL30BL3 MB

1 2 3 4 5 6 7 8
VCC_CORE
CPU CORE
SENTECH
SC451
Page:25
BL3
CLOCK GEN
RTM865-300 Yonah/Yonah Celeron-M
+3VPCU
A
+3VPCU +3V_S5 +3V Page:4 INTEL Mobile_479 CPU
A
+3V_S5/+3VSUS +3VSUS SOCKET_M

+3V Page:2, 3
+3V
+5VSUS/+5V +5VSUS
10V/15V +5V
10V/15V
HOST BUS 400MHZ
+1.8V_S5
MAXIM RGB
+1.8V_S5 CRT (option)
MAX8744ETJ+ Page:26 NB Page: 10
DDR-II SODIMM1 DDR-II RC410MD

+1.8VSUS
+1.8VSUS/+1.8V Page: 9 LVDS LVDS
+1.2V +1.8V ATI Page: 10
+1.2V DDR-II SODIMM2 Page: 5, 6 , 7, 8

MAXIM Page: 9
B MAX8743EEI Page:27 B
+1.05V
+1.05V 2X PCIE
ENE PCMCIA
SENTECH TYPE II
CB1410 (option)
SC4215*2 Page:29 SLOT
AD17 Page: 16
REQ3# / GNT3#
+0.9VSUS
+0.9VSUS SATA HDD SATA SB INTE#
+0.9V
Page: 18 Page: 16
+0.9V ATi SB450 PCI BUS 33MHZ
GMT
G2996 Page:26,29 ATA 66/100
MINI-PCI
IDE-ODD
Page: 18 USB 2.0 Wireless LAN
BATTERY CHARGER HD AUDIO AD20
C
MAXIM Page: 11, 12, 13, 14 REQ1# / GNT1# C
MAX8724 Page:28 INTG# , INTH#

Page: 17
AUDIO CODEC LPC 33MHZ Winbond
Power State Table REALTEK RS-232
Control Power Power ALC861 PC87383 (option)
Power Name Signal State Source Page: 19 Page: 30 Page: 30
REALTEK
VCC_CORE VRON S0 VIN RTL8100CL BOTHHAND
+3VPCU N/A ALWAYS VIN KBC AD18 TRANSFORMER RJ45
+3V_S5 S5_ON S0-S5 +3VPCU MODEM NS
GMT REQ0# / GNT0# NS0013 Page: 15
+3VSUS SUSON S0-S3 +3VPCU AGERE PC97541V INTF# Page: 15
MAINON G1432+G1410
+3V S0 +3VPCU DELPHI-MOM Page: 23 Page: 15
Page: 20 Page: 21,22
+5VPCU N/A ALWAYS VIN
+5V_S5 S5_ON S0-S5 +5VPCU
+5VSUS SUSON S0-S3 +5VPCU
+5V MAINON S0 +5VPCU SYSTEM
MIC IN SPEAKER LINE OUT RJ11 Touchpad Keyboard FLASH FAN USB PORT *2
15V/10V N/A S0 +5VPCU Page: 20 Page: 20 Page: 20 Page: 24 Page: 24 Page: 24 Page: 24
D USB2,3 D
+1.2V MAINON S0 VIN Page: 17
+1.05V MAINON S0 +1.8VSUS
+1.8V_S5 S5_ON S0-S5 +3VPCU PROJECT : BL3
+1.8VSUS SUSON S0-S3 VIN Quanta Computer Inc.
Size Document Number Rev
+1.5V MAINON S0 +3V BLOCK DIAGRAM 2B
Date: Friday, May 26, 2006 Sheet 1 of 31

1 2 3 4 5 6 7 8
PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

5 4 3 2 1
HA#[3..16] U12A
(5) HA#[3..16] +1.05V HD#[0..63] HD#[0..63]
HA#3 J4 H1 U12B
A[3]# ADS# ADS# (5) (5) HD#[0..63] HD#[0..63] (5)
HA#4 L4 E2 HD#0 E22 AA23 HD#32
A[4]# BNR# BNR# (5) D[0]# D[32]#
HA#5 M3 G5 HD#1 F24 AB24 HD#33
A[5]# BPRI# BPRI# (5) D[1]# D[33]#
1
HA#6 K5 HD#2 E26 V24 HD#34
HA#7 A[6]# R405 HD#3 D[2]# D[34]# HD#35
M1 A[7]# DEFER# H5 DEFER# (5) H22 D[3]# D[35]# V26
ADDR GROUP 0
DATA GRP 0
HA#8 N2 F21 200_4 HD#4 F23 W25 HD#36
DATA GRP 2
A[8]# DRDY# DRDY# (5) D[4]# D[36]#
HA#9 J1 E1 HD#5 G25 U23 HD#37
A[9]# DBSY# DBSY# (5) D[5]# D[37]#
CONTROL
D HA#10 N3 HD#6 E25 U25 HD#38 D
2
HA#11 A[10]# HD#7 D[6]# D[38]# HD#39
P5 F1 BR0# (5) E23 U22
HA#12 A[11]# BR0# HD#8 D[7]# D[39]# HD#40
P2 K24 AB25
HA#13 A[12]# D[8]# D[40]#
L1 D20 IERR# HD#9 G24 W22 HD#41
HA#14 A[13]# IERR# INIT# HD#10 D[9]# D[41]# HD#42
P4 B3 CPUINIT# (11) J24 Y23
HA#15 A[14]# INIT# HD#11 D[10 D[42]# HD#43
P1 J23 AA26
HA#16 A[15]# HD#12 D[11]# D[43]# HD#44
R1 H4 HLOCK# (5) H26 Y26
A[16]# LOCK# HD#13 D[12]# D[44]# HD#45
(5) HADSTB0# L2 RS#[2..0] (5) F26 Y22
ADSTB[0]# CPURST# HD#14 D[13]# D[45]# HD#46
(5) HREQ#[0..4] B1 CPURST# (5) K22 AC26
HREQ#0 RESET# RS#0 HD#15 D[14]# D[46]# HD#47
K3 F3 H25 AA24
HREQ#1 REQ[0]# RS[0]# RS#1 D[15]# D[47]#
H2 F4 (5) HDSTBN0# H23 W24 HDSTBN2# (5)
HREQ#2 REQ[1]# RS[1]# RS#2 DSTBN[0]# DSTBN[2]#
K2 G3 (5) HDSTBP0# G22 Y25 HDSTBP2# (5)
HREQ#3 REQ[2]# RS[2]# DSTBP[0]# DSTBP[2]#
J3 G2 HTRDY# (5) (5) HDBI0# J26 V23 HDBI2# (5)
HREQ#4 REQ[3]# TRDY# DINV[0]# DINV[2]#
L5
HA#[17..31] REQ[4]# HD#[0..63] HD#[0..63]
(5) HA#[17..31] G6 HIT# (5) (5) HD#[0..63] HD#[0..63] (5)
HA#17 HIT# HD#16 HD#48
Y2 E4 HITM# (5) N22 AC22
HA#18 A[17]# HITM# HD#17 D[16]# D[48]# HD#49
U5 K25 AC23
HA#19 A[18]# ITP_BPM#0 HD#18 D[17]# D[49]# HD#50
R3 AD4 T71 P26 AB22
HA#20 A[19]# BPM[0]# ITP_BPM#1 HD#19 D[18]# D[50]# HD#51
W6 AD3 T73 R23 AA21
A[20]# BPM[1]# D[19]# D[51]#
DATA GRP 1
HA#21 ITP_BPM#2 HD#20 HD#52
XDP/ITP SIGNALS
U4 AD1 Place voltage L25 AB21
DATA GRP 3
A[21]# BPM[2]# T72 divider within D[20]# D[52]#
HA#22 Y5 AC4 ITP_BPM#3 HD#21 L22 AC25 HD#53
A[22]# BPM[3]# T75 0.5" of GTLREF D[21]# D[53]#
HA#23 U2 AC2 ITP_BPM#4 HD#22 L23 AD20 HD#54
A[23]# PRDY# T74 pin D[22]# D[54]#
HA#24 R4 AC1 XDP_BPM#5 HD#23 M23 AE22 HD#55
HA#25 A[24]# PREQ# XDP_TCK HD#24 D[23]# D[55]# HD#56
T5 AC5 P25 AF23
HA#26 A[25]# TCK XDP_TDI HD#25 D[24]# D[56]# HD#57
T3 AA6 P22 AD24
HA#27 A[26]# TDI XDP_TDO +1.05V HD#26 D[25]# D[57]# HD#58
W3 AB3 T76 P23 AE21
HA#28 A[27]# TDO XDP_TMS HD#27 D[26]# D[58]# HD#59
W5 AB5 T24 AD21
HA#29 A[28]# TMS XDP_TRST# HD#28 D[27]# D[59]# HD#60
Y4 AB6 R24 AE25
HA#30 A[29]# TRST# XDP_DBRESET# HD#29 D[28]# D[60]# HD#61
W2 C20 L26 AF25
HA#31 A[30]# DBR# HD#30 D[29]# D[61]# HD#62
Y1 T25 AF22
A[31]# D[30]# D[62]#
(5) HADSTB1# V4 D21 H_PROCHOT# HD#31 N24 AF26 HD#63
ADSTB[1]# PROCHOT D[31]# D[63]#
A24 THERMDA (5) HDSTBN1# M24 AD23 HDSTBN3# (5)
THERMDA DSTBN[1]# DSTBN[3]#
THERM
A20M# A6 A25 THERMDC R406 N25 AE24

(11) A20M# A20M# THERMDC (5) HDSTBP1# DSTBP[1]# DSTBP[3]# HDSTBP3# (5)
FERR# A5 1K/F_4 M26 AC20
(11) FERR# FERR# (5) HDBI1# DINV[1]# DINV[3]# HDBI3# (5)
IGNNE# C4 C7 THERMTRIP#
C (11) IGNNE# IGNNE# THERMTRIP# C
R407 0_4 V_CPU_BTLREF AD26 R26 COMP0
STPCLK# GTLREF COMP[0] COMP1
(11) STPCLK# D5
STPCLK#
MISC COMP[1]
U26
C6 *1K/F_4 U1 COMP2
H CLK
(11) INTR LINT0 COMP[2]

B4 A22 R409 1 2 TEST1 C26 V1 COMP3
(11) NMI LINT1 BCLK[0] HCLK_CPU (4) TEST1 COMP[3]
SMI# A3 A21 R408
(11) SMI# SMI# BCLK[1] HCLK_CPU# (4)
2K/F_4 R410 1 1K/F_42 TEST2 D25 E5 DPRSTP#
TP_RSVD#1 TEST2 DPRSTP#
T78 AA1 B5 DPSLP# (11)
TP_RSVD#2 RSVD[01]# TP_RSVD#12 DPSLP#
T77 AA4 T22 T80
Pop R694 for Yonah B0 & forward D24 DPWR# (5)
TP_RSVD#3 RSVD[02]# RSVD[12]# DPWR#
T79 AB2 (4) CPU_HBSEL0 B22 D6 CPUPWRGD (11)
TP_RSVD#4 RSVD[03]# BSEL[0] PWRGOOD
AA3 B23 D7
RESERVED
T81 RSVD[04]# (4) CPU_HBSEL1 BSEL[1] SLP# CPUSLP# (11)
2
TP_RSVD#5 M4 D2 TP_RSVD#13 C21 AE6
T82 RSVD[05]# RSVD[13]# T84 (4) CPU_HBSEL2 BSEL[2] PSI# H_PSI# (25)
TP_RSVD#6 N5 F6 TP_RSVD#14 R411 R414 R412 R413
T83 RSVD[06]# RSVD[14]# T86
TP_RSVD#7 T2 D3 TP_RSVD#15 PZ47903-2741-01 54.9/F_4 27.4/F_4 54.9/F_4 27.4/F_4
T85 RSVD[07]# RSVD[15]# T87
TP_RSVD#8 V3 C1 TP_RSVD#16
T89 RSVD[08]# RSVD[16]# T88
TP_RSVD#9 B2 AF1 TP_RSVD#17
1
T90 RSVD[09]# RSVD[17]# T93
TP_RSVD#10 C3 D22 TP_RSVD#18
T91 RSVD[10]# RSVD[18]# T92
C23 TP_RSVD#19
RSVD[19]# T95
TP_RSVD#11 B25 C24 TP_RSVD#20
0303 Chi Yi modifyT94 RSVD[11]# RSVD[20]# T96
PZ47903-2741-01 Comp0,2 connect with Zo=27.4ohm.
FAE Suggestion +1.05V
R416 300_4 +1.05V Comp1,3 connect with Zo=55ohm,
CPUPWRGD 1 2 +1.05V make these trace length shorter than 0.5".
R415
470_4
3
R421 200_4
DPSLP# 1 2 Q36 R417 0_4 R418 *56_4
XDP_TCK PD 27.4/1% DPRSTP# 1 2
1
2 R458 D33
XDP_TRST PD 680ohm /5% (23,25) IMVP_PWRGD
3
R423 200_4 R419 470_4 Q27 R420 *56_4
CPUSLP# 1 2 XDP_TDI PU 150ohm /1.05V *MTW355 (11,25) DPRSLPVR 2 MMBT3904 DPSLP# 1 2
XDP_TMS PU 39.2/1% FDV301N *8.2K_4
Populate for Yonah A0,
1
1
B R426 56_4 C604 *1U_6 B
FERR# 2 1 de-pop for Yonah A1
R422 *20K/F_4
R428 *54.9/F_4 PWROK (6,12,23)
XDP_DBRESET# +1.05V
+1.05V Q29
2
R431 54.9/F_4 MMBT3904 R425 +3V

XDP_TMS R432 56_4 *10K_4
2 1 THERMTRIP# 1 3 THERM_SYS_PWR (26)
+1.05V R427
*330_4
R434 54.9/F_4 R433 56_4
XDP_TDI 2 1 IERR# Q30 R430
2
*MMBT3904 *10K_4
R429
R436 54.9/F_4 56_4 1 3
XDP_BPM#5 +3V_S5
CPU H/W MONITOR

R435
2
R437 54.9/F_4 *0_4
XDP_TCK H_PROCHOT# PROCHOT#
PROCHOT# (12,25)
R438 54.9/F_4 R439 Q31
2
XDP_TRST# +3VPCU 10K_4 2N7002
+3VPCU 1 3 MBDATA (23,28) Signal Resistor Value Connect To Resistor Placement

15 MIL
R440 47_6 3V_THM R441 +3V_S5 TDI 150 ohm +/- 5% VTT Within 2.0" of the CPU
+1.05V *10K_4
R424 *220_4 C559 Address 98H TMS 39 ohm +/- 5% VTT Within 2.0" of the CPU
CPURST# 1 2 .1U_4 R459 0_4
FAN_FULL_RUN# (24) TRST# 680 ohm +/- 5% GND Within 2.0" of the CPU
R442
U11 G781 10K_4 Q32
0303 Chi Yi modify
2
1 6 2N7002 TCK 27 ohm +/- 5% GND Within 2.0" of the CPU

THERMDC VCC -ALT KBSMDAT
A FAE Suggestion 3
2
DXN SMDATA
7
8 KBSMCLK 1 3 TDO Open VTT Within 2.0" of the CPU A
DXP SMCLK MBCLK (23,28)
4 -OVT GND 5
C560 +3VPCU ITP_EN R268 Depop +3VRUN Close to CK410M Pin8
2200P_4 +3VPCU R455 4.7K_4
THERMDA
10 mil trace /
CPU 10 mil space (6,12,23) PWROK

R456 *330_4
PROJECT : BL3
2
R443
10K_4
Quanta Computer Inc.
THER_OVT# 1 3 THERM_SYS_PWR (26)
Q35 MMBS3904 Size Document Number Rev
Yanah CPU(HOST Bus)-1 2B

5 4 3 2 1

A
U12D
A4 P6
VSS[001] VSS[082]
A8 P21
VSS[002] VSS[083]
A11 P24
VSS[003] VSS[084]
A14 R2
VCC_CORE VCC_CORE VSS[004] VSS[085]
A16 R5
U12C VSS[005] VSS[086]
A19 R22
VSS[006] VSS[087]
A7 AB20 A23 R25
VCC[001] VCC[68] VSS[007] VSS[088]
A9 AB7 A26 T1
VCC[002] VCC[69] VSS[008] VSS[089]
A10 AC7 B6 T4
VCC[003] VCC[70] VSS[009] VSS[090]
A12 AC9 B8 T23
VCC[004] VCC[71] VSS[010] VSS[091]
A13 AC12 B11 T26
VCC_CORE VCC[005] VCC[72] VSS[011] VSS[092]
A15 AC13 B13 U3
VCC[006] VCC[73] VSS[012] VSS[093]
A17 AC15 B16 U6
VCC[007] VCC[74] VSS[013] VSS[094]
A18 AC17 B19 U21
VCC[008] VCC[75] VSS[014] VSS[095]
A20 AC18 B21 U24
VCC[009] VCC[76] VSS[015] VSS[096]
B7 AD7 B24 V2
C561 C566 C567 C562 VCC[010] VCC[77] VSS[016] VSS[097]
B9 AD9 C5 V5
22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 VCC[011] VCC[78] VSS[017] VSS[098]
B10 AD10 C8 V22
VCC[012] VCC[79] VSS[018] VSS[099]
B12 AD12 C11 V25
VCC[013] VCC[80] VSS[019] VSS[100]
B14 AD14 C14 W1
VCC[014] VCC[81] VSS[020] VSS[101]
B15 AD15 C16 W4
VCC[015] VCC[82] VSS[021] VSS[102]
B17 AD17 C19 W23
B18 AD18 C2 W26
B20 AE9 C22 Y3
VCC[018] VCC[85] VSS[024] VSS[105]
C9 AE10 C25 Y6
VCC[019] VCC[86] VSS[025] VSS[106]
C10 AE12 D1 Y21
VCC[020] VCC[87] VSS[026] VSS[107]
C12 AE13 D4 Y24
VCC[021] VCC[88] VSS[027] VSS[108]
C13 AE15 D8 AA2
C15 AE17 D11 AA5
C17 AE18 D13 AA8
VCC[024] VCC[91] VSS[030] VSS[111]
C18 AE20 D16 AA11
VCC[025] VCC[92] VSS[031] VSS[112]
D9 AF9 D19 AA14
VCC[026] VCC[93] VSS[032] VSS[113]
D10 AF10 D23 AA16
VCC[027] VCC[94] VSS[033] VSS[114]
D12 AF12 D26 AA19
D14 AF14 E3 AA22
D15 AF15 E6 AA25
VCC[030] VCC[97] VSS[036] VSS[117]
D17 AF17 E8 AB1
VCC[031] VCC[98] VSS[037] VSS[118]
D18 AF18 E11 AB4
VCC[032] VCC[99] +1.05V VSS[038] VSS[119]
E7 AF20 E14 AB8
VCC[033] VCC[100] VSS[039] VSS[120]
E9 E16 AB11
C577 C565 C578 C579 VCC[034] VSS[040] VSS[121]
E10 V6 E19 AB13
22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 VCC[035] VCCP[01] VSS[041] VSS[122]
E12 G21 E21 AB16
VCC[036] VCCP[02] VSS[042] VSS[123]
E13 J6 E24 AB19
VCC[037] VCCP[03] + C581 VSS[043] VSS[124]
E15 K6 F5 AB23
VCC[038] VCCP[04] *330U/2.5V_7343 VSS[044] VSS[125]
E17 M6 F8 AB26
VCC[039] VCCP[05] VSS[045] VSS[126]
E18 J21 F11 AC3
C582 C583 C584 C585 VCC[040] VCCP[06] VSS[046] VSS[127]
E20 K21 F13 AC6
F7 M21 F16 AC8
VCC[042] VCCP[08] VSS[048] VSS[129]
A F9 N21 F19 AC11 A
VCC[043] VCCP[09] VSS[049] VSS[130]
F10 N6 F2 AC14
VCC[044] VCCP[10] VSS[050] VSS[131]
F12 R21 +1.5V F22 AC16
VCC[045] VCCP[11] VSS[051] VSS[132]
F14 R6 F25 AC19
C586 C587 C588 C589 VCC[046] VCCP[12] VSS[052] VSS[133]
F15 T21 G4 AC21
F17 T6 G1 AC24
VCC[048] VCCP[14] VSS[054] VSS[135]
F18 V21 G23 AD2
VCC[049] VCCP[15] VSS[055] VSS[136]
1
F20 W21 C592 C593 G26 AD5
VCC[050] VCCP[16] .01U_4 10U_8 VSS[056] VSS[137]
AA7 H3 AD8
VCC[051] VSS[057] VSS[138]
AA9 B26 H6 AD11
2
VCC[052] VCCA VSS[058] VSS[139]
C590 C591 C594 C595 AA10 Place C28 H21 AD13
22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 22U/6.3V_8 VCC[053] VSS[059] VSS[140]
AA12 VCC[054] near PIN B26 H24 VSS[060] VSS[141] AD16
AA13 AD6 CPU_VID0 (25) J2 AD19
VCC[055] VID[0] VSS[061] VSS[142]
AA15 AF5 CPU_VID1 (25) J5 AD22
VCC[056] VID[1] VCC_CORE VSS[062] VSS[143]
AA17 VCC[057] VID[2] AE5 CPU_VID2 (25) J22 VSS[063] VSS[144] AD25
AA18 AF4 CPU_VID3 (25) J25 AE1
VCC[058] VID[3] VSS[064] VSS[145]
AA20 AE3 CPU_VID4 (25) K1 AE4
VCC[059] VID[4] VSS[065] VSS[146]
AB9 VCC[060] VID[5] AF2 CPU_VID5 (25) K4 VSS[066] VSS[147] AE8
AC10 AE2 CPU_VID6 (25) K23 AE11
VCC[061] VID[6] R444 VSS[067] VSS[148]
AB10 K26 AE14
VCC[062] 100/F_4 VSS[068] VSS[149]
AB12 VCC[063] L3 VSS[069] VSS[150] AE16
AB14 L6 AE19
VCC[064] VCCSENSE VSS[070] VSS[151]
AB15 AF7 VCCSENSE (25) L21 AE23
VCC[065] VCCSENSE VSS[071] VSS[152]
AB17 VCC[066] L24 VSS[072] VSS[153] AE26
AB18 AE7 VSSSENSE M2 AF3
VCC[067] VSSSENSE VSSSENSE (25) VSS[073] VSS[154]
M5 AF6
PZ47903-2741-01 VSS[074] VSS[155]
M22 AF8
22uF 0805 X6S->105 degree C Route VCCSENSE and VSSSENSE Place PU & PD within M25
VSS[075]
VSS[076]
VSS[156]
VSS[157]
AF11
8 inside cavity north side secondary layer, 8 inside cavity traces at 27.4ohms with 50mil R445 N1 AF13
100/F_4 1 inch of CPU N4
VSS[077] VSS[158]
AF16
south side secondary layer, 6 inside cavity north side spacing. Place PU and PD VSS[078] VSS[159]
within 0.5 inch of CPU. N23 AF19
VSS[079] VSS[160]
primary layer, 6 inside cavity south side primary layer. N26
VSS[080] VSS[161]
AF21
P3 AF24
VSS[081] VSS[162]
PZ47903-2741-01
+1.05V
1
C596 C597 C598 C599 C600 C601
.1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4

2
PROJECT : BL3
CPU Size Document Number

Yanah CPU(Power/NC)-2
Rev
2B

A

5 4 3 2 1
+3V
R97
Reserved
*4.7K_6
3
Q8
D D
(5,11,17,18,30) ALINK_RST# 1
*CH2507S
2
+3V CLK_VDD
(11) STP_CPU# R104 0_6 EXT_CPU_STP# L9
1- PLACE ALL THE SERIES TERMINATION SBK160808T-301Y-S

RESISTORS AS CLOSE AS CLK GEN AS C195 C175 C180 C238 C235 C239 C179
POSSIBLE
2- ROUTE ALL CPUCLK/#, NBCLK/# AND 22U/16V_1206 10U/6.3V_8 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4
CLK_VDD U3 CLK_VDDA ITPCLK/# AS DIFFERENT PAIR RULE
NBCLK# (7)
45 VDDCPU VDDA 39 NBCLK (7)
35 VDD_SRC VSSA 38 HCLK_CPU# (2)
CLK_VDD_USB 32 VDD_SRC1 HCLK_CPU (2) +3V
21 VDD_SRC2 CPUT0 47
14 VDD_SRC3 CPUC0 46
3 43 CPUCLK_R R85 33_4 R66 49.9/F_4 CLK_VDD_USB
VDD_48 CPUT1 CPUCLK#_R R86 33_4 R67 49.9/F_4
51 VDD_PCI CPUC1 42
56 41 NBCLK_R R87 33_4 R68 49.9/F_4 L14 SBK160808T-301Y-S
VDD_REF CPUT2 NBCLK#_R R88 33_4 R69 49.9/F_4
CPUC2 40
44 C247 C245
VSS_CPU ALINKCLK_R R90 33_4 R72 49.9/F_4
36 VSS_SRC SRCT0 34
31 33 ALINKCLK#_R R91 33_4 R73 49.9/F_4
VSS_SRC1 SRCC0 10U/6.3V_8 .1U_4
C 26 VSS_SRC2 SRCST0 30 C
20 VSS_SRC3 SRCSC0 29
15 VSS_SRC4 SRCST1 27
5 VSS_48 SRCSC1 28
C226 33P_4 49 24 SBSRCCLK_R R120 33_4 R135 49.9/F_4
VSS_PCI SRCT1 SBSRCCLK#_R R121 33_4 R136 49.9/F_4 +3V CLK_VDDA
55 VSS_REF SRCC1 25
1
SRCT2 22 ALINKCLK (6)

Y2 23 L13 SBK160808T-301Y-S
14.318MHz SRCC2 ALINKCLK# (6)
1 XIN SRCT3 18 SBSRCCLK (11)
19 C205 C178
2
C216 33P_4 SRCC3 SBSRCCLK# (11)

2 XOUT SRCT4 16
17 .1U_4
SRCC4 22U/16V_1206
Parallel Resonance Crystal SRCT5 12
13
SRCC5
CLKREQ0 10
(25) CLK_EN# CLK_EN# 6 11
EXT_CPU_STP# 48 VTTPWRGD#/PD CLKREQ1
CPU_STP# R79 10K_6
PCIF0/CK410# 50
4 USBCLK_R R122 33_6 0303 Chi Yi modify

USB_48 USBCLK (12) +1.05V
(9,12) SCLK 7 SCLK
(9,12) SDATA 8 SDATA
FSC 9
53 C246
Ioh = 5 * Iref REF1/FSB *10P_4
37 IREF REF0/FSA 54
(2.32mA) 52 R70 R64 R452
R80 REF2
B *1K_4 *1K_4 *1K_4 B
Voh = 0.71V @ 60 ohm
R75 0_4
475/F_6 FSC R123 4.7K_4 BSEL2 BSEL2
FSC
(2) CPU_HBSEL2 BSEL2 (6)
RTM865-300 FSB R78 4.7K_4 BSEL1
FSA 5/18 R89 4.7K_4 BSEL0 R65 0_4
BSEL1
FSB
increase SIO funtion for B2 (2) CPU_HBSEL1 BSEL1 (6)
R462 33/F_4 R453 0_4
14M_SIO (30) BSEL0
FSA
(2) CPU_HBSEL0 BSEL0 (6)
R83 22_4
OSC14M_R R84 33/F_4 SB_OSCIN (12)
OSC14M (7) R82 R128 R454
C171 C177 C621 *0_4 *0_4 *0_4
CK410 FREQUENCY SELECT TABLE(MHZ)
*10P_4 *10P_4 *10P_4
FSC FSB FSA CPU SRC PCI REF CY28RS400 and ICS951413
BSEL2 BSEL1 BSEL0 are fully pin compatible and
can be interchanged without
1 0 1 100 100 33 14.31 any hardware modification.
0 0 1 133 100 33 14.31
0 1 1 166 100 33 14.31
A A
0 1 0 200 100 33 14.31
0 0 0 266 100 33 14.31
PROJECT : BL3
CLK
1 0 0 333 100 33 14.31
1 1 0 400 100 33 14.31
1 1 1 Resv 100 33 14.31
EXTERNAL CLKGEN 2B

5 4 3 2 1

5 4 3 2 1
U9A
PART 1 OF 6 HD#[0..63]
(2) HA#[3..31] HD#[0..63] (2)
HA#3 G28 E28 HD#0
HA#4 CPU_A3# CPU_D0# HD#1
H26 CPU_A4# CPU_D1# D28
MA[17..0] U9C MDQ[63..0] HA#5 G27 D29 HD#2
(9) MA[17..0] MDQ[63..0] (9) CPU_A5# CPU_D2#
MA0 AK27 AJ16 MDQ0 HA#6 G30 C29 HD#3
MA1 MEM_A0 PART 3 OF 6 MEM_DQ0 MDQ1 +1.8VSUS HA#7 CPU_A6# CPU_D3# HD#4
AJ27 MEM_A1 MEM_DQ1 AH16 G29 CPU_A7# CPU_D4# D30
MA2 AH26 AJ19 MDQ2 HA#8 G26 C30 HD#5
MA3 MEM_A2 MEM_DQ2 MDQ3 HA#9 CPU_A8# CPU_D5# HD#6
AJ26 MEM_A3 MEM_DQ3 AH19 H28 CPU_A9# CPU_D6# B29
DATA GROUP 0
MA4 AH25 AH15 MDQ4 HA#10 J28 C28 HD#7
AJ25 AK16 H25 C26
ADDR. GROUP 0
MA6 MEM_A5 MEM_DQ5 MDQ6 C129 C88 C135 C100 HA#12 CPU_A11# CPU_D8# HD#9
AH24 AH18 K28 B25
D
MA7 MEM_A6 MEM_DQ6 MDQ7 HA#13 CPU_A12# CPU_D9# HD#10 D
AH23 AK19 H29 B27
MA8 MEM_A7 MEM_DQ7 MDQ8 .1U_4 .1U_4 .1U_4 .1U_4 HA#14 CPU_A13# CPU_D10# HD#11
AJ24 AF13 J29 C25
AJ23 AF14 K24 A27
AH27 AE19 (2) HREQ#[0..4] K25 C24
MA11 MEM_A10 MEM_DQ10 MDQ11 HREQ#0 CPU_A16# CPU_D13# HD#14
AH22 AF19 F29 A24
MA12 MEM_A11 MEM_DQ11 MDQ12 +1.8V HREQ#1 CPU_REQ0# CPU_D14# HD#15
AJ22 AE13 G25 B26
MA13 MEM_A12 MEM_DQ12 MDQ13 HREQ#2 CPU_REQ1# CPU_D15#
AF28 AG13 F26 C27 HDBI0# (2)
MA14 MEM_A13 MEM_DQ13 MDQ14 HREQ#3 CPU_REQ2# CPU_DBI0#
AJ21 AF18 F28 A28 HDSTBN0# (2)
MA15 MEM_A14 MEM_DQ14 MDQ15 HREQ#4 CPU_REQ3# CPU_DSTB0N#
AG27 AE17 E29 B28 HDSTBP0# (2)
MA16 MEM_A15 MEM_DQ15 MDQ16 C388 C33 C386 C34 CPU_REQ4# CPU_DSTB0P#
AJ28 AF20 (2) HADSTB0# H27
MA17 MEM_A16 MEM_DQ16 MDQ17 CPU_ADSTB0# HD#16
AH21 AF21 C19
M_DM[7..0] MEM_A17 MEM_DQ17 MDQ18 .1U_4 .1U_4 .1U_4 .1U_4 HA#17 CPU_D16# HD#17
(9) M_DM[7..0] AG23 M28 C23
M_DM0 MEM_DQ18 MDQ19 HA#18 CPU_A17# CPU_D17# HD#18
AJ17 AF24 K29 C20
M_DM1 MEM_DM0 MEM_DQ19 MDQ20 HA#19 CPU_A18# CPU_D18# HD#19
AG15 AG19 K30 C22
AE20 AG20 J26 B22
AF25 AG22 L28 B23
Y27 AF23 L29 C21
MEM_DM4 MEM_DQ23 CPU_A22# CPU_D22#
DATA GROUP 1
M_DM5 AB28 AD25 MDQ24 HA#23 M30 B24 HD#23
R26 AG25 K27 E21
ADDR. GROUP 1
R28 AE27 M29 B21
MEM_DM7 MEM_DQ26 MDQ27 HA#26 CPU_A25# CPU_D25# HD#26
AD27 K26 B20
MEM_DQ27 MDQ28 HA#27 CPU_A26# CPU_D26# HD#27
AJ29 AE23 N28 G19
(9) M_RAS# MEMB_RAS# MEM_DQ28 MDQ29 HA#28 CPU_A27# CPU_D27# HD#28
(9) M_CAS#
AG28
MEMB_CAS# MEM_DQ29
AD24 This pull-up rail is applicable L26
CPU_A28# CPU_D28#
F21
AH30 AE26 MDQ30 HA#29 N25 B19 HD#29
(9) M_WE# MEMB_WE# MEM_DQ30
AD26 MDQ31 to both DDRII applications and +1.8VSUS HA#30 L25
CPU_A29# CPU_D29#
E20 HD#30
M_DQS[7..0] MEM_DQ31 MDQ32 HA#31 CPU_A30# CPU_D30# HD#31
C
(9) M_DQS[7..0] MEM_DQ32
AA25 can be an S0 or S3 rail. ATI have N24
CPU_A31# CPU_D31#
D21 C
M_DQS0 AJ18 Y26 MDQ33 L27 A21
M_DQS1 AE14
MEM_DQS0P MEM_DQ33
W24 MDQ34 release note R38
(2) HADSTB1# CPU_ADSTB1# CPU_DBI1#
D22
HDBI1# (2)
MEM_DQS1P MEM_DQ34 CPU_DSTB1N# HDSTBN1# (2)
M_DQS2 AF22 U25 MDQ35 (2) ADS# F25 E22
MEM_DQS2P MEM_DQ35 CPU_ADS# CPU_DSTB1P# HDSTBP1# (2)
M_DQS3 AE25 AA26 MDQ36 (2) BNR# F24
M_DQS4 MEM_DQS3P MEM_DQ36 MDQ37 200K/F_6 CPU_BNR# HD#32
W27 Y25 (2) BPRI# E23 C18
M_DQS5 MEM_DQS4P MEM_DQ37 MDQ38 CPU_BPRI# CPU_D32# HD#33
AB29 V26 (2) DEFER# E25 F19
M_DQS6 MEM_DQS5P MEM_DQ38 MDQ39 D2 CPU_DEFER# CPU_D33# HD#34
P25 W25 (2) DRDY# G24 E19
M_DQS7 MEM_DQS6P MEM_DQ39 MDQ40 CPU_DRDY# CPU_D34# HD#35
R29 AC28 (12,30) SUS_STAT# (2) DBSY# F23 A18
M_DQS#[7..0] MEM_DQS7P MEM_DQ40 MDQ41 CPU_DBSY# CPU_D35# HD#36
(9) M_DQS#[7..0] AC29 (2) DPWR# G22 D19
M_DQS#0 MEM_DQ41 MDQ42 BAT254 CPU_DPWR# CPU_D36# HD#37
AH17 AA29 (2) HLOCK# E27 B18
MEM_DQS0N MEM_DQ42 CPU_LOCK# CPU_D37#
CONTROL
M_DQS#1 AF15 Y29 MDQ43 (2) HTRDY# F22 C17 HD#38
M_DQS#2 MEM_DQS1N MEM_DQ43 MDQ44 D36 CPU_TRDY# CPU_D38# HD#39
AE22 AD30 (2) HITM# E24 B17
MEM_DQS2N MEM_DQ44 CPU_HITM# CPU_D39#
DATA GROUP 2
M_DQS#3 AF26 AD29 MDQ45 (4,11,17,18,30) ALINK_RST# (2) HIT# D26 E17 HD#40
M_DQS#4 MEM_DQS3N MEM_DQ45 MDQ46 RS#0 CPU_HIT# CPU_D40# HD#41
MEM_B I/F
W26 AA30 E26 B16

M_DQS#5 MEM_DQS4N MEM_DQ46 MDQ47 BAT254 RS#1 CPU_RS0# CPU_D41# HD#42
AB30 Y28 G23 C15
M_DQS#6 MEM_DQS5N MEM_DQ47 MDQ48 +1.8V RS#2 CPU_RS1# CPU_D42# HD#43
AGTL+ I/F
R25 U27 D23 A15
M_DQS#7 MEM_DQS6N MEM_DQ48 MDQ49 CPU_RS2# CPU_D43# HD#44
R30 T27 (2) RS#[2..0] B15
MEM_DQS7N MEM_DQ49 CPU_D44#
2
N26 MDQ50 NB_BR0# D25 F16 HD#45
MEM_DQ50 MDQ51 RESERVED0 CPU_D45# HD#46
AC26 M27 (2) CPURST# C11 G18
(9) M_CLKOUT0# MEM_CK0N MEM_DQ51 MDQ52 Q3 CPU_CPURST# CPU_D46# HD#47
AC25 U26 F18
(9) M_CLKOUT0 MEM_CK0P MEM_DQ52 MDQ53 CPU_D47#
AF16 T26 C16 HDBI2# (2)
(9) M_CLKOUT1# MEM_CK1N MEM_DQ53 MDQ54 CPU_DBI2#
AE16 P27 (4,11,17,18,30) ALINK_RST# 1 3 T3 E11 D18 HDSTBN2# (2)
(9) M_CLKOUT1 MEM_CK1P MEM_DQ54 MDQ55 *PDTC143TT RESERVED1 CPU_DSTB2N#
V29 P26 AH14 E18 HDSTBP2# (2)
MEM_CK2N MEM_DQ55 MDQ56 SUS_STAT# CPU_DSTB2P#
V30 U29 A3
MEM_CK2P MEM_DQ56 MDQ57 SYSRESET# HD#48
AC24 T29 (10,23) NB_PWRGD E3 E16
B (9) M_CLKOUT3# MEM_CK3N MEM_DQ57 MDQ58 POWERGOOD CPU_D48# HD#49 B
AC23 P29 D16
(9) M_CLKOUT3 MEM_CK3P MEM_DQ58 MDQ59 R28 49.9/F_4 CPU_COMP_P CPU_D49# HD#50
(9) M_CLKOUT4# AG17 MEM_CK4N MEM_DQ59 N29 B11 CPU_COMP_P CPU_D50# C14
AF17 U28 MDQ60 B14 HD#51
(9) M_CLKOUT4 MEM_CK4P MEM_DQ60 MDQ61 R30 24.9/F_6 CPU_COMP_N CPU_D51# HD#52
W29 T28 +1.05V D11 E15
MEM_CK5N MEM_DQ61 MDQ62 CPU_COMP_N CPU_D52# HD#53
W28 MEM_CK5P MEM_DQ62 P28 CPU_D53# D15
N27 MDQ63 C13 HD#54
MEM_DQ63 +1.8VSUS +1.8VSUS L6 SBK160808T-301Y-S CPVDD CPU_D54# HD#55
(9) M_CKE0 AH20 MEM_CKE0 +1.8V H21 CPVDD CPU_D55# E14
DATA GROUP 3
AJ20 AE29 MEM_COMPN R45 61.9/F_6 Place close to NB F13 HD#56
MISC.
(9) M_CKE1 MEM_CKE1 MEM_COMPN MEM_COMPP R264 61.9/F_6 C113 C114 CPU_D56# HD#57
AE24 AJ15 H20 B13
(9) M_CKE2 MEM_CKE2 MEM_COMPP CPVSS CPU_D57# HD#58
(9) M_CKE3 AE21 MEM_CKE3 CPU_D58# A12
N30 C145 .47U_6 R46 10U/10V_8 2.2U_6 C12 HD#59
MEM_CAP2 C143 NB_GTLREF CPU_D59# HD#60
AH29 H22 E12
(9) M_CS#0 MEM_CS0# C392 .47U_6 CPU_VREF CPU_D60# HD#61
(9) M_CS#1 AG29 MEM_CS1# MEM_CAP1 AJ14 CPU_D61# D13
AH28 .1U_6 1K/F_6 D12 HD#62
(9) M_CS#2 MEM_CS2# MEM_VREF C127 CPU_D62# HD#63
(9) M_CS#3 AF29 MEM_CS3# MEM_VREF AB27 T5 AH13 THERMALDIODE_P CPU_D63# B12
T4 AJ13 E13 HDBI3# (2)
R44 1K_6 R47 220P_6 THERMALDIODE_N CPU_DBI3#
(9) M_ODT0 AG30 MEM_ODT0 MEM_VMODE AD28 +1.8VSUS CPU_DSTB3N# F15 HDSTBN3# (2)
AE28 C144 C4 G15
(9) M_ODT1 MEM_ODT1 TESTMODE CPU_DSTB3P# HDSTBP3# (2)
AC30 AB26 L8 SBK160808T-301Y-S +1.8V
(9) M_ODT2 MEM_RSRV2 MPVDD .1U_6 1K/F_6 +1.05V R260
(9) M_ODT3 Y30 MEM_RSRV3 MPVSS AA27
C136 RC410MD
RC410MD CPVSS need to connect to GND plane
1U_6 R40 4.7K_6
immediately through
MPVSS need to connect to GND plane
a dedicated VIA
immediately through 49.9/F_4
A A
a dedicated VIA NB_GTLREF
0303 Chi Yi modify
R39 C134
0303 Chi Yi modify FAE Suggestion PROJECT : BL3
CLG 5 4
NB_BR0# R41 0_4
BR0# (2)
3
100/F_6
1U_6
2
Size
Date:
Document Number
RC410MD-AGTL+ I/F
Friday, May 26, 2006
1
Sheet 5 of 31
Rev
2B

5 4 3 2 1
+3V +1.05V U9B
NB strapping J5
J4
GFX_RX0P
PART 2 OF 6
GFX_TX0P N1
N2
R447 GFX_RX0N GFX_TX0N
0303 Chi Yi modify R17 4.7K_4
K4
L4
GFX_RX1P GFX_TX1P P2
R2
4.7K_4 GFX_RX1N GFX_TX1N
L6 GFX_RX2P GFX_TX2P R1
2
R448 Q33 L5 T1
4.7K_4 MMBT3904 GFX_RX2N GFX_TX2N
M5 GFX_RX3P GFX_TX3P T2
D 3 1 M4 U2 D
(7,10) VSYNC BSEL0 (4) GFX_RX3N GFX_TX3N
N4 GFX_RX4P GFX_TX4P V2
P4 GFX_RX4N GFX_TX4N V1
R16 P6 W1
*4.7K_4 GFX_RX5P GFX_TX5P
P5 GFX_RX5N GFX_TX5N W2
+3V +1.05V R5 Y2
GFX_RX6P GFX_TX6P
R4 GFX_RX6N GFX_TX6N AA2
T4 GFX_RX7P GFX_TX7P AA1
T3 GFX_RX7N GFX_TX7N AB1
R449 U6 AB2
R15 4.7K_4 GFX_RX8P GFX_TX8P
U5 GFX_RX8N GFX_TX8N AC2
4.7K_4 V5 AD2
GFX_RX9P GFX_TX9P
2
R450 Q34 V4 AD1
4.7K_4 MMBT3904 GFX_RX9N GFX_TX9N
W4 GFX_RX10P GFX_TX10P AE1
(7,10) HSYNC 3 1 BSEL1 (4) W3 GFX_RX10N GFX_TX10N AE2
Y6 GFX_RX11P GFX_TX11P AF2
Y5 GFX_RX11N GFX_TX11N AG2
+3V +1.05V R14 AA5 AG1
*4.7K_4 GFX_RX12P GFX_TX12P
AA4 GFX_RX12N GFX_TX12N AH1
AB4 GFX_RX13P GFX_TX13P AH2
AB3 GFX_RX13N GFX_TX13N AJ2
R451 AC6 AJ3
C R12 4.7K_4 GFX_RX14P GFX_TX14P C
AC5 GFX_RX14N GFX_TX14N AJ4
4.7K_4 AD5 AK4
GFX_RX15P GFX_TX15P
AD4 GFX_RX15N GFX_TX15N AJ5
2
R257
4.7K_4 AF8 AJ8
GPP_RX0P GPP_TX0P
(11) BMREQ# 3 1 BSEL2 (4) AG8 GPP_RX0N GPP_TX0N AJ9
Q17 AG6 GPP_RX1P GPP_TX1P AE6
AG7 GPP_RX1N GPP_TX1N AF6
R256 MMBT3904
*4.7K_4 AK7 AJ6
GPP_RX2P GPP_TX2P
AJ7 GPP_RX2N GPP_TX2N AK6
AG4 GPP_RX3P GPP_TX3P AE4
AH4 GPP_RX3N GPP_TX3N AF4
(11) A_RX0P AG9 AJ10 A_TX0P_C C385 .1U_4 A_TX0P (11)

SB_RX0P SB_TX0P A_TX0N_C C387 .1U_4
(11) A_RX0N AG10 SB_RX0N SB_TX0N AJ11 A_TX0N (11)
(11) A_RX1P AE9 AK9 A_TX1P_C C381 .1U_4 A_TX1P (11)
SB_RX1P SB_TX1P A_TX1N_C C383 .1U_4
(11) A_RX1N AF10 SB_RX1N SB_TX1N AK10 A_TX1N (11)
(4) ALINKCLK K2 AK13 PCE_TXSET R263 8.25K_6

R21 *4.7K_4 SB_CLKP PCE_TXSET
+3V (4) ALINKCLK# L2 SB_CLKN
AJ12 PCE_ISET R262 10K_6
B PCE_ISET B
T2 M2 GFX_CLKP
R20 4.7K_6 DAC_SCL: CPU VCC M1 AH12 PCE_PCAL R261 150/F_6 VDDA12
(7) SCL_STRAP T40 GFX_CLKN PCE_PCAL
DEFAULT:0
3
Q1 0: MOBILE CPU (11) BMREQ# H2 AG12 PCE_NCAL R29 82.5/_6

1: DESKTOP CPU BMREQ# PCE_NCAL
2
MMBT3904 Q2 RC410MD 0307 Chi Yi
1
R23 1K_6
2 PWROK (2,12,23) modify
MMBT3904
1
STRP_DATA:Debug strap
DEFAULT:1
(7) STRP_DATA R19 4.7K_6 +3V 0: MEMORY CHANNEL STRAPING
1: E2PROM STRAPING
A <OrgName> A
PROJECT : BL3
CLG
<OrgAddr1>
<OrgAddr2>
<OrgAddr3>
<OrgAddr4> Quanta Computer Inc.
RC410MD-PCIE LINK I/F 2B

5 4 3 2 1

5 4 3 2 1
+3V NB_VDDR
L1
SBK160808T-301Y-S C15 C14 U9D
.1U_6 1U_6 G5 PART 4 OF 6 B4

VDDR3_1 TXOUT_U0N
G4 VDDR3_2 TXOUT_U0P A4
D +3V AVDD_NB B5 D
L5 TXOUT_U1N
C9 AVDD TXOUT_U1P C6
SBK160808T-301Y-S C49 C42 B6
TXOUT_U2N
C10 AVSSN TXOUT_U2P A6
.1U_6 B7
10U/6.3V_8 +1.8V TXOUT_U3N
TXOUT_U3P A7
D8 AVDDDI
C31 E5 TXLOUT0- (10)
+1.8V AVDDQ TXOUT_L0N
C8 AVSSDI TXOUT_L0P F5 TXLOUT0+ (10)
L33 .1U_6 D5 TXLOUT1- (10)
SBK160808T-301Y-S C384 C382 C377 TXOUT_L1N
TXOUT_L1P C5 TXLOUT1+ (10)
B8 AVDDQ TXOUT_L2N E6 TXLOUT2- (10)
1U_6 .1U_6 D6 TXLOUT2+ (10)
10U/6.3V_8 TXOUT_L2P
B9 AVSSQ TXOUT_L3N E7
E8 NB_LPVDD +1.8V
+1.8V PLVDD TXOUT_L3P L2
L4 H10 J8 C36 C27 SBK160808T-301Y-S
SBK160808T-301Y-S C79 C59 C63 C47 PLLVDD LPVDD
H9 J7 1U_6 .1U_6
1U_6 .1U_6 .1U_4 PLLVSS LPVSS
C 10U/6.3V_8 H8 NB_LVDDR18A +1.8V C
LVDDR18A_1 L34
J2 TMDS_HPD LVDDR18A_2 H7
H3 C391 C390 C389 SBK160808T-301Y-S
DDC_DATA
(6,10) VSYNC B3 G9 1U_6 .1U_4 .1U_4
DACVSYNC LVSSR_1
(6,10) HSYNC C3 DACHSYNC LVSSR_2 G8
LVSSR_3 G7
R24 715/F_6 B10 NB_LVDDR18D +1.8V
RSET L32
LVDDR18D C7
C16 1U_4 SBK160808T-301Y-S
(10) VGA_RED F10 RED
RSET resistor need 10mils (10) VGA_GRN E10 E2 LCD_POWER_ON (10)
GREEN LVDS_DIGON
CRT
trace with at least 10mils (10) VGA_BLU D10 BLUE LVDS_BLON G3 BLON (10)
F2 R396 *10K_4
spacing. LVDS_BLEN
Also need to connect GND
TXCLK_UP F8 For ATI LVDS BLON Implementation Details
at AVSSQ HF cap.
CLK. GEN.
(4) OSC14M G1 OSCIN TXCLK_UN F7
TXCLK_LP F6 TXLCLKOUT+ (10)
TXCLK_LN G6 TXLCLKOUT- (10)
(4) NBCLK J1 CPU_CLKP
B K1 B
(4) NBCLK# CPU_CLKN
C D9
SVID
R22 10K_6 G2 F9
TVCLKIN Y
T1 F1 OSCOUT COMP E9
SCL_STRAP (6)
B2 R18 0_6 DDCCLK (10)
DACSCL R13 0_6
DACSDA C2 DDCDAT (10)
DAC_SCL is totem-pole output

(10) PHL_CLK D2 I2C_CLK
STRP_DATA D1 STRP_DATA (6)
(10) PHL_DATA C1 I2C_DATA
RC410MD
A A
PROJECT : BL3
CLG 5 4 3
Size
Date:
Document Number
2
RC410MD-VIDEO & CLKGEN
Friday, May 26, 2006 Sheet 7
1
of 31
Rev
2B

5 4 3 2 1
U9F
U9E +1.8VSUS W5 M14
+1.2V VSSA#U5 PART 6 OF 6 VSS#M15
FOR VDD_CORE S0 max:5A PART 5 OF 6
FOR VDD_MEM ,S0 max:7A W6 VSSA#U6 VSS#G14 AC14
U16 VDD_CORE#M12 VDD_MEM#AB30 Y24 AB5 VSSA#Y5 VSS#G18 AG16
M13 VDD_CORE#M13 VDD_MEM#AJ21 AC21 AB6 VSSA#Y6 VSS#G27 A22
C374 C375 M15 AD21 C393 C398 C57 C69 C78 C128 C111 V8 A2
+ + C108 C91 C107 C106 C94 C75 C105 C60 C50 C51 VDD_CORE#M14 VDD_MEM#AK21 VSSA#P8 VSS#G3
M17 VDD_CORE#M17 VDD_MEM#AC13 AC13 V7 VSSA#P7 VSS#H13 D27
R16 AD23 100U/10V_7343 *100U/10V_7343 1U_6 1U_6 1U_6 1U_6 1U_6 AA8 AG26
150U/4V_3528 470U/2.5V_7343 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 VDD_CORE#M18 VDD_MEM#AC14 VSSA#U8 VSS#H14
V15 VDD_CORE#M19 VDD_MEM#AC15 AC16 AA7 VSSA#U7 VSS#H18 H18
N12 VDD_CORE#N12 VDD_MEM#AC18 AD19 AD7 VSSA#Y7 VSS#H23 A16
T15 VDD_CORE#N13 VDD_MEM#AC21 AD22 AD8 VSSA#Y8 VSS#H4 A9
D N14 V23 R8 AD17 D
VDD_CORE#N14 VDD_MEM#AD10 VSSA#L8 VSS#J23
N16 VDD_CORE#N17 VDD_MEM#AD13 AD13 N8 VSSA#K7 VSS#J24 J24
N18 VDD_CORE#N18 VDD_MEM#AD15 AD16 R7 VSSA#AD7 VSS#J30 R27
M19 AC19 N7 D24
CORE POWER
VDD_CORE#N19 VDD_MEM#AD18 C131 C138 C115 C77 C103 C110 VSSA#A2 VSS#K27
R12 VDD_CORE#P12 VDD_MEM#AD21 AB24 AF7 VSSA#AF5 VSS#V30 T30
P13 VDD_CORE#P13 VDD_MEM#AE15 AK24 AE8 VSSA#AC6 VSS#U19 U19
C80 C64 C89 C65 C81 C90 C82 C66 P15 T24 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 AG5 M16
VDD_CORE#P14 VDD_MEM#AE18 VSSA#AC5 VSS#M16
P17 VDD_CORE#P17 VDD_MEM#AE21 AK28 T6 VSSA#P6 VSS#AD11 AD11
.1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 P19 AB23 T5 H15
VDD_CORE#P19 VDD_MEM#AG27 VSSA#P5 VSS#M30
U12 VDD_CORE#U12 VDD_MEM#AJ30 Y23 N6 VSSA#L6 VSS#N15 N15
T13 VDD_CORE#U13 VDD_MEM#AK18 AK21 N5 VSSA#L5 VSS#N16 N19
U14 VDD_CORE#U14 VDD_MEM#AK24 T23 AH5 VSSA#H6 VSS#N23 D3
T17 VDD_CORE#U17 VDD_MEM#AK9 V24 K5 VSSA#H5 VSS#N27 A25
U18 VDD_CORE#U18 VDD_MEM#W23 AC22 AH3 VSSA#P4 VSS#G5 F3
+1.05V
POWER
T19 VDD_CORE#U19 FOR VDD_CPU ,S0 max:3.5A AH8 VSSA#AE3 VSS#P15 R15
Power sequence requirement V13 VDD_CORE#V13 VDD_CPU#H17 H11 AH7 VSSA#AD3 VSS#P16 P16
R14 H13 AH6 G10
MEM POWER
D5 SW1010C D4 SW1010C VDD_CORE#V14 VDD_CPU#H19 C99 C83 C92 C73 C98 C68 C93 VSSA#AC3 VSS#P23
V17 VDD_CORE#V17 VDD_CPU#K23 G20 AD3 VSSA#AA3 VSS#P24 M24
+3V 2 1 2 1 R18 VDD_CORE#V18 VDD_CPU#L23 L23 AC3 VSSA#Y3 VSS#R12 M12
V19 L24 22U/16V_1206 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 AA3 R13
VDD_CORE#V19 VDD_CPU#L24 VSSA#V3 VSS#R13
2
W12 VDD_CORE#W12 VDD_CPU#M23 P23 Y3 VSSA#U3 VSS#R14 P12

D3 W14 N23 V3 P14
VDD_CORE#W14 VDD_CPU#M24 VSSA#R3 VSS#R15
W16 VDD_CORE#W17 VDD_CPU#T23 H17 U3 VSSA#P3 VSS#R16 U13
FOR VDD18 ,S0 max:300mA SW1010C W18 G17 R3 R17
C VDD_CORE#W18 VDD_CPU#U23 VSSA#M3 VSS#R17 C
H14 P3 V18
1
L7 TI201209G121 VDD18 VDD_CPU#U24 VSSA#L3 VSS#R18

+1.8V J9 VDD_18 VDD_CPU#V23 F17 M3 VSSA#J3 VSS#R19 R19
AB22 VDD_18#AF26 VDD_CPU#V24 G14 L3 VSSA#H3 VSS#R23 R23
C39 C41 C104 C116 C403 AB9 A10 AF5 R24
+ *100U/6.3V_3528 J22
VDD_18#AF9 VDD_CPU#G16
H16 C101 C85 C130 C56 C124 C122 AF3
VSSA#F3 GND VSS#R24
J30
CPU IF POWER
1U_6 1U_6 1U_6 1U_6 VDD_18#J26 VDD_CPU#G15 VSSA#N3 VSS#R30
VDD_CPU#F22 H23 AF9 VSSA#AG3 VSS#T12 T12
Y8 H12 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 AH9 N13
VDDA_18#U8 VDD_CPU#F19 VSSA#AE9 VSS#T13
FOR VDDA18 ,S0 max:600mA U8 VDDA_18#AD8 VDD_CPU#F16 F12 AH10 VSSA#AH7 VSS#T14 T14
AB8 VDDA_18#W6 VDD_CPU#F15 G12 AC20 VSS#A15 VSS#T15 P18
+1.8V L3 TI201209G121 VDDA18 Y7 F11 J23 T16
VDDA_18#AA8 VDD_CPU#E15 VSS#A24 VSS#T16
U7 VDDA_18#AA7 VDD_CPU#A16 P24 A29 VSS#A29 VSS#T17 U17
C46 C20 C17 C55 C22 AE11 H19 W30 T18
VDDA_18#AE7 VDD_CPU#H16 VSS#AA23 VSS#T18
AC9 VDDA_18#AD7 VDD_CPU#H15 G11 0307 Chi Yi VDDA12 W23 VSS#AA24 VSS#T19 W19
PCIE IF
1U_6 1U_6 1U_6 1U_6 1U_6 AD10 H24 AA28 J27
VDDA_18#AC8 VDD_CPU#G22 VSS#AA30 VSS#T27
AC10
AG11
VDDA_18#AC7 VDD_CPU#G21 G16
G13
modify AJ30
AC12
VSS#AB27 VSS#U15 U15
N17
VDDA_18#AG6 VDD_CPU#G19 VSS#AC12 VSS#U16
FOR VDDA_12 ,S0 max:2.5A AF11 VDDA_18#AF6 AC15 VSS#AC16 VSS#V15 M18
AC8 VDDA12 K8 V16
+1.2V L31 TI201209G121 VDDA12 VDDA_12#N8 VSS#AC8 VSS#V16
H5 VDDA_12#K6 VDDA_12#C3 K6 AD12 VSS#AD12 VSS#W16 W17
C373
C372
H4
P8
VDDA_12#K4 PCIE POWERVDDA_12#R7 M8
T8 C45 C40 C25 C44 +
AD15
AD18
VSS#AD16 VSS#W27 M26
V12
+ C26 C24 C13 C12 C29 C28 C23 C19 C21 VDDA_12#F6 VDDA_12#R8 VSS#AD19 VSS#V12
P7 VDDA_12#F5 VDDA_12#U7 T7 AC17 VSS#AD23 VSS#W13 W13
L7 M7 1U_6 1U_6 1U_6 1U_6 150U/4V_3528 AE30 V14
470U/2.5V_7343 1U_6 1U_6 1U_6 1U_6 .1U_4 .1U_4 1U_6 1U_6 1U_6 VDDA_12#B3 VDDA_12#B2 VSS#AD30 VSS#V14
L8 VDDA_12#A3 VDDA_12#K8 W8 AD14 VSS#AD8 VSS#W15 W15
B J6 W7 AC11 U23 B
VDDA_12#B4 VDDA_12#L7 VSS#AD9 VSS#Y23
AC7 VDDA_12#M8 VDDA_12#L8 AD9 AF12 VSS#AE12 VSS#Y24 U24
AB7 VDDA_12#W5 AF27 VSS#AE27 VSS#C19 A13
AC18 VSS#AC19 VSS#C17 V28
RC410MD AG14 VSS#AG12 VSS#AH26 AG24
F4 VSS#AF7 VSS#AH25 AA24
AG18 VSS#AG18 VSS#AG25 AA23
AG21 VSS#AG21 VSS#F30 F30
AK25 VSS#AG9 VSS#F25 K23
V27 VSS#AH28 VSS#D27 D20
AJ1 VSS#AJ1 VSS#D25 A19
AD20 VSS#AK10 VSS#D23 D17
AK12 VSS#AK13 VSS#D20 D14
AK15 VSS#AK16 VSS#D17 F27
AK18 VSS#AK19 VSS#C3 D4
AK2 VSS#AK2 VSS#C28 M23
+1.2V AH11 B30
VSS#AH11 VSS#B30
J3 VSS#AJ11 VSS#B1 B1
AC27 VSS#AK25 VSS#AK29 AK29
C376 AK22
VSS#AK22
.1U_6 RC410MD
A
CLG FOR EMI PROJECT : BL3

A

RC410MD-POWER 2B

5 4 3 2 1

5 4 3 2 1
MDQ[63..0] +1.8VSUS +1.8VSUS

(5) MDQ[63..0]
M_DM[7..0] +0.9V
(5) M_DM[7..0]
M_DQS[7..0] RP3 56X4_4
(5) M_DQS[7..0]
103
104
111
112
117
118
103
104
111
112
117
118
MA5 C30 1U_6 +1.8VSUS
81
82
87
88
95
96
81
82
87
88
95
96
2 1
M_DQS#[7..0] J2 J1 MA2 4 3
(5) M_DQS#[7..0]
MA0 102 5 MDQ55 MA0 102 5 MDQ55 MA8 6 5 C126 1U_6
VDD0
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD0
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
MA[17..0] MA1 A0 DQ0 MDQ54 MA1 A0 DQ0 MDQ54 MA9
(5) MA[17..0] 101 A1 DQ1 7 101 A1 DQ1 7 8 7
MA2 100 17 MDQ52 MA2 100 17 MDQ52 MA15 2 1 C38 1U_6 +1.8VSUS
MA3 A2 DQ2 MDQ48 MA3 A2 DQ2 MDQ48 M_WE#
99 A3 DQ3 19 99 A3 DQ3 19 4 3
MA4 98 4 MDQ50 MA4 98 4 MDQ50 6 5 C123 1U_6
MA5 A4 DQ4 MDQ51 MA5 A4 DQ4 MDQ51 MA3
97 6 97 6 8 7
MA6 A5 DQ5 MDQ53 MA6 A5 DQ5 MDQ53
94 14 94 14
MA7 A6 DQ6 MDQ49 MA7 A6 DQ6 MDQ49 RP4 56X4_4
92 16 92 16
D
MA8 A7 DQ7 MDQ13 MA8 A7 DQ7 MDQ13 D
93 23 93 23
MA9 A8 DQ8 MDQ9 MA9 A8 DQ8 MDQ9 RP5 56X4_4
91 25 91 25
MA10 A9 DQ9 MDQ14 MA10 A9 DQ9 MDQ14 MA0 C43 1U_6 +1.8VSUS
105 35 105 35 2 1
MA11 A10 DQ10 MDQ11 MA11 A10 DQ10 MDQ11 MA1
90 37 90 37 4 3
MA12 A11 DQ11 MDQ12 MA12 A11 DQ11 MDQ12 M_CS#0 C72 1U_6
89 20 89 20 6 5
MA13 A12 DQ12 MDQ8 MA13 A12 DQ12 MDQ8 M_RAS#
116 22 116 22 8 7
MA14 A13 DQ13 MDQ10 MA14 A13 DQ13 MDQ10 C121 1U_6 +1.8VSUS
86 36 86 36
A14 DQ14 MDQ15 A14 DQ14 MDQ15
84 38 84 38
A15 DQ15 MDQ1 A15 DQ15 MDQ1 C37 1U_6
43 43
MA15 DQ16 MDQ4 MA15 DQ16 MDQ4 M_ODT3 R37 56_4
107 45 107 45
MA16 BA0 DQ17 MDQ7 MA16 BA0 DQ17 MDQ7 M_CS#2 R32 56_4
106 55 106 55
MA17 BA1 DQ18 MDQ2 MA17 BA1 DQ18 MDQ2 M_CKE3 R26 56_4
85 57 85 57
BA2 DQ19 MDQ5 BA2 DQ19 MDQ5 M_CS#3 R35 56_4
44 44
M_DM6 DQ20 MDQ0 M_DM6 DQ20 MDQ0
10 46 10 46
M_DM1 DM0 DQ21 MDQ3 M_DM1 DM0 DQ21 MDQ3
26 56 26 56
M_DM0 DM1 DQ22 MDQ6 M_DM0 DM1 DQ22 MDQ6 MA16 R31 56_4 C18 1U_6 +1.8VSUS
52 58 52 58
M_DM2 DM2 DQ23 MDQ20 M_DM2 DM2 DQ23 MDQ20 MA17 R25 56_4
67 61 67 61
M_DM3 DM3 DQ24 MDQ21 M_DM3 DM3 DQ24 MDQ21 C133 1U_6
130 63 130 63
147 73 147 73
170 75 170 75
M_DM7 DM6 DQ27 MDQ17 M_DM7 DM6 DQ27 MDQ17 M_ODT0 R33 56_4
185 62 185 62
DM7 DQ28 MDQ16 DM7 DQ28 MDQ16 M_CAS# R36 56_4
64 64
M_DQS6 DQ29 MDQ19 M_DQS6 DQ29 MDQ19 M_CKE2 R27 56_4 C112 1U_6 +1.8VSUS
13 74 13 74
M_DQS1 DQS0 DQ30 MDQ22 M_DQS1 DQS0 DQ30 MDQ22 M_ODT1 R34 56_4
31 76 31 76
M_DQS0 DQS1 DQ31 MDQ25 M_DQS0 DQS1 DQ31 MDQ25 C32 1U_6
51 123 51 123
M_DQS2 DQS2 DQ32 MDQ24 M_DQS2 DQS2 DQ32 MDQ24 RP1 56X4_4
70 125 70 125
M_DQS3 DQS3 DQ33 MDQ27 M_DQS3 DQS3 DQ33 MDQ27 MA12
131 135 131 135 2 1
M_DQS4 DQS4 DQ34 MDQ31 M_DQS4 DQS4 DQ34 MDQ31 MA11 C132 1U_6 +1.8VSUS
148 137 148 137 4 3
M_DQS5 DQS5 DQ35 MDQ29 M_DQS5 DQS5 DQ35 MDQ29 M_CKE1
169 124 169 124 6 5
M_DQS7 DQS6 DQ36 MDQ28 M_DQS7 DQS6 DQ36 MDQ28 M_CKE0 C97 1U_6
188 126 188 126 8 7
DQS7 DQ37 MDQ30 DQS7 DQ37 MDQ30
134 134
M_DQS#6 DQ38 MDQ26 M_DQS#6 DQ38 MDQ26 RP6 56X4_4
C 11 DQS0 DQ39
136 11 DQS0 DQ39
136 C
M_DQS#1 29 141 MDQ33 M_DQS#1 29 141 MDQ33 M_CS#1 2 1 C109 1U_6 +1.8VSUS
M_DQS#0 DQS1 DQ40 MDQ36 M_DQS#0 DQS1 DQ40 MDQ36 M_ODT2
49 143 49 143 4 3
M_DQS#2 DQS2 DQ41 MDQ39 M_DQS#2 DQS2 DQ41 MDQ39 MA13 C87 1U_6
68 151 68 151 6 5
M_DQS#3 DQS3 DQ42 MDQ35 M_DQS#3 DQS3 DQ42 MDQ35 MA10
129 DQS4 DQ43
153 129 DQS4 DQ43
153 8 7
M_DQS#4 146 140 MDQ32 M_DQS#4 146 140 MDQ32 MA14 2 1 C54 1U_6 +1.8VSUS
M_DQS#5 DQS5 DQ44 MDQ37 M_DQS#5 DQS5 DQ44 MDQ37 MA7
167 142 167 142 4 3
M_DQS#7 DQS6 DQ45 MDQ38 M_DQS#7 DQS6 DQ45 MDQ38 MA6 C35 1U_6
186 DQS7 DQ46
152 186 DQS7 DQ46
152 6 5
154 MDQ34 154 MDQ34 MA4 8 7
DQ47 MDQ41 DQ47 MDQ41
157 157
DQ48 MDQ40 DQ48 MDQ40 RP2 56X4_4
(5) M_CLKOUT4 30 159 (5) M_CLKOUT1 30 159
CK0 DQ49 MDQ43 CK0 DQ49 MDQ43
(5) M_CLKOUT4# 32 173 (5) M_CLKOUT1# 32 173
(5) M_CLKOUT3 164 175 (5) M_CLKOUT0 164 175
(5) M_CLKOUT3# 166 158 (5) M_CLKOUT0# 166 158
160 160
DQ53 MDQ46 DQ53 MDQ46
(5) M_CKE2 79 174 (5) M_CKE0 79 174
CKE0 DQ54 MDQ42 CKE0 DQ54 MDQ42
(5) M_CKE3 80 176 (5) M_CKE1 80 176
CKE1 DQ55 MDQ57 CKE1 DQ55 MDQ57 +1.8VSUS
179 179
M_RAS# DQ56 MDQ61 DQ56 MDQ61
(5) M_RAS# 108 181 (5) M_RAS# 108 181
M_CAS# RAS DQ57 MDQ59 RAS DQ57 MDQ59
(5) M_CAS# 113 189 (5) M_CAS# 113 189
M_WE# CAS DQ58 MDQ63 CAS DQ58 MDQ63
(5) M_WE# 109 191 (5) M_WE# 109 191
WE DQ59 WE DQ59
1
SO-DIMM
(5) M_CS#2 110 180 MDQ56 (5) M_CS#0 110 180 MDQ56 C378
S0 DQ60 MDQ60 S0 DQ60 MDQ60 C74 C70 C62 C52 C71 C48 C84 C61 C117 C58
(5) M_CS#3 115 S1 DQ61
182 (5) M_CS#1 115 S1 DQ61
182 +
192 MDQ58 192 MDQ58
DQ62 DQ62
SO-DIMM
(5) M_ODT1 114 194 MDQ62 (5) M_ODT0 114 194 MDQ62 220U/2.5V_3528 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 .1U_6 .1U_6 .1U_6
2
ODT0 DQ63 ODT0 DQ63
(5) M_ODT3 119 ODT1 (5) M_ODT2 119 ODT1
(STD)
50 50
R51 4.7K_6 NC1 NC1
+3V 198 69 198 69
R53 4.7K_6 SA0 NC2 R52 4.7K_6200 SA0 NC2
200 83 +3V 83
SA1 NC3 SA1 NC3 +1.8VSUS
(STD)
120 120
SDATA NC4 NC4
(4,12) SDATA 195 SDA NC/TEST 163 (4,12) SDATA 195 SDA NC/TEST 163
(4,12) SCLK SCLK 197 (4,12) SCLK 197
B SCL SCL B
1
+3V 199 +3V 199 C394
VDDspd VDDspd C86 C102 C95 C119 C76 C96 C125 C118 C53 C67
+
1 VREF VSS56 196 1 VREF VSS56 196
193 193 220U/2.5V_3528 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 .1U_6 .1U_6 .1U_6
2
VSS55 VSS55
2 VSS0 VSS54 190 2 VSS0 VSS54 190
3 187 3 187
VSS1 VSS53 +1.8VSUS VSS1 VSS53
8 VSS2 VSS52 184 8 VSS2 VSS52 184
+1.8VSUS 9 183 9 183
VSS3 VSS51 VSS3 VSS51
12 VSS4 VSS50 178 12 VSS4 VSS50 178
15 177 C11 15 177 +0.9V
C8 VSS5 VSS49 VSS5 VSS49 +1.8VSUS
18 VSS6 VSS48 172 18 VSS6 VSS48 172
21 171 .1U_6 21 171
.1U_6 VSS7 VSS47 VSS7 VSS47
24 168 +0.9VSUS 24 168
1
+0.9VSUS 27 165 27 165 C380 C397 C395
VSS9 VSS45 C10 VSS9 VSS45
28 162 28 162 + + +
C9 VSS10 VSS44 VSS10 VSS44
33 VSS11 VSS43 161 33 VSS11 VSS43 161
34 156 .1U_6 34 156 220U/2.5V_3528 220U/2.5V_3528 220U/2.5V_3528
2
.1U_6 VSS12 VSS42 VSS12 VSS42
39 VSS13 VSS41 155 39 VSS13 VSS41 155
40 150 40 150
41 149 41 149
42 145 42 145
47 144 47 144
VSS17 VSS37 VSS17 VSS37 +1.8VSUS +1.8V
48 139 48 139
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33

53 138 53 138
54 VSS20 VSS34 133 54 VSS20 VSS34 133
C399 C396 C120 C379 C137
DDR2-SODIMM(H4) DDR2-SODIMM(H8)
59
60
65
66
71
72
77
78
121
122
127
128
132
59
60
65
66
71
72
77
78
121
122
127
128
132
DDR-AS0A426-MAS-200P .1U_6 .1U_6 .1U_6 .1U_6 .1U_6
AMP-DDR-SODIMM-200P
A A
SMBus ADDRESS: A1 SMBus ADDRESS: A0 FOR EMI
PROJECT : BL3
DDR Size
Date:
Document Number
DDR2 SO-DIMM
Monday, May 29, 2006
Sheet 9 of 31
Rev
2B
5 4 3 2 1

5 4 3 2 1
CRT PORT LCD Connector

C361 .1U/10V_4 +3V
F1 D1
+5V_CRT1 +5V_CRT2 CN10 PHL_DATA R252 2.2K_4
16
+5V 2 1 2 1 CN1
SSM14 PHL_CLK R251 2.2K_4
FUSE1A6V_POLY
25 MIL CRT_DFDS15FR0G6 INVCC0 R11 0_8
1 2 VIN
6 PHL_DATA
VGA_RED L29 FBM-10-160808-600_6 CRT_R1 PHL_CLK 3 4 VADJ
(7) VGA_RED 1 11
5 6 L30 BK1608LL121_6 VADJ
7 (23) CONTRAST
VGA_GRN L28 FBM-10-160808-600_6 CRT_G1 TXLOUT2+ 7 8
D (7) VGA_GRN 2 12 +5V D
TXLOUT2- 9 10 C370
8
VGA_BLU L27 FBM-10-160808-600_6 CRT_B1 11 12
(7) VGA_BLU 3 13 +3V
TXLOUT1+ 13 14 DISPON .1U_4
9
R250 C368 R249 C366 R248 C364 C363 C365 C369 TXLOUT1- 15 16
4 14
17 18
10
6P_4 6P_4 6P_4 6P_4 6P_4 TXLOUT0+ 19 20
5 15
75/F_4 75/F_4 75/F_4 6P_4 TXLOUT0- 21 22 TXLOUT2-
23 24 (7) TXLOUT2-
(7) TXLOUT2+ TXLOUT2+
TXLCLKOUT+ 25 26
17
TXLCLKOUT- 27 28 LCD3V LCD3V TXLOUT1-
29 30 (7) TXLOUT1-
(7) TXLOUT1+ TXLOUT1+
U1
+5V_CRT2 VSYNC1 L25 BLM18BA220SN1_6 CRTVSYNC 31 32 TXLOUT0-
1 16 (7) TXLOUT0-
VCC_SYNC SYNC_OUT2 HSYNC1 L26 BLM18BA220SN1_6 CRTHSYNC TXLOUT0+
+5V 14 (7) TXLOUT0+
SYNC_OUT1
7
+5V_CRT2 VCC_DDC C360 C362 ACES_88107-3000L TXLCLKOUT-
8 (7) TXLCLKOUT-
BYP TXLCLKOUT+
15 VSYNC (6,7) (7) TXLCLKOUT+
SYNC_IN2 +5V_CRT2 10P_4
+3V 2 13 HSYNC (6,7)
VCC_VIDEO SYNC_IN1 R9 R10 10P_4 PHL_CLK
(7) PHL_CLK
(7) PHL_DATA PHL_DATA
CRT_R1 3 10 DDCCLK 6.8K_4 6.8K_4
VIDEO_1 DDC_IN1 DDCCLK (7)
CRT_G1 4 11 DDCDAT
VIDEO_2 DDC_IN2 DDCDAT (7)
CRT_B1 5
VIDEO_3 CRTDCLK
9
DDC_OUT1 CRTDDAT
6 12
GND DDC_OUT2 C367
CM2009 C359
DDCCLK R259 4.7K_4 10P_4 10P_4

+3V
DDCDAT R258 4.7K_4
C C
Lid Switch 05/05 Add Resistor 1Kohm on Buffer output.

VIN 04/28 The Solve Boot up white line on LG LCD issue.
L23 02/13 Add Stuff For white screen. +3V
R246 TI201209G121_8 +3V
3VLCD 2 1 Circuit same BL1 for LG Panel white line issue
330K R253
3
Vgs=20V +3V
Q15 Rds@10V=28m ohm
AO3404 *10K_4
+5VSUS 2
@4.5V=42m ohm LCD3V U22
5
Ids@25C=5.8A
3LCDONG
(7) BLON 1
4 R230 1K_6
L24 (5,23) NB_PWRGD R446 *0_6 2
R245 LCDVCC1 1 2 SN74LVC1G08DCKR
1
3
100K C358 CHB2012U121 +3VPCU
.022U_4 R457 0_6
(23) EC_FPBACK#
R247 C6 C7 C5
2 10U/10V_8 R254
22_8 .1U_4 .01U_4
Q13 Q14 D26
3
PDTC144EU 2N7002E LCDDISCHG 10K_4 MTW355

SW2 1 2 DISPON
1
B B
(7) LCD_POWER_ON 2
3 1 LID# R255 1K_4

LID591# (23)
LCDON# 2 Q16 4 2
1
2N7002E C371
SW-DT016-PT11AB .1U_4
1
HOLE15 HOLE22 HOLE3 HOLE12 HOLE5 HOLE24 HOLE1 HOLE2 HOLE14

*H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 *H-C394D394N
7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6
8
9
5
4
8
9
5
4
8
9
5
4
8
9
5
4
8
9
5
4
8
9
5
4
8
9
5
4
8
9
5
4
8
9
5
4
EMI PAD Modem NB SINK CPU SINK
PAD4 PAD3 PAD1 PAD2 HOLE13 HOLE7 HOLE10 HOLE9 HOLE16 HOLE17
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
*EMI_PAD *EMI_PAD *Modem_PAD *Modem_PAD H-C236D142P2-8 H-C236D142P2-8 H-C295D142P2-8 H-C295D142P2-8 H-C295D142P2-8 H-C295D142P2-8
7 6 7 6 7 6 7 6 7 6 7 6
HOLE19 HOLE25 HOLE18 HOLE11 HOLE8 HOLE4 HOLE6 HOLE20 HOLE23 8 5 8 5 8 5 8 5 8 5 8 5
*H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 *H-C315D110P2-8 9 4 9 4 9 4 9 4 9 4 9 4
1
1
7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6
8 5 8 5 8 5 8 5 8 5 8 5 8 5 8 5 8 5
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
9 4 9 4 9 4 9 4 9 4 9 4 9 4 9 4 9 4
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
1
2
3
A A
AUDGND TOS safety issue

change to mylar fix
HOLE26 HOLE27 cable PROJECT : BL3
*H-C98D98N *H-C98D98N
7 6 7 6
8 5 8 5
9 4 9 4 Quanta Computer Inc.
VGA new add for ME Size Document Number Rev
1
2
3
1
2
3
VGA Ports, LID, & HOLES 2B
Date: Monday, May 29, 2006 Sheet 10 of 31

5 4 3 2 1

5 4 3 2 1
+3V
R62 8.2K_4
U13A
SB450C SB PCICLK0 L4 T7
C204 C203 C223 C214 C227 C210 C233 C215 R60 0_6 AH8 L3
(4,5,17,18,30) ALINK_RST# A_RST# PCICLK1 T8
Part 1 of 4 L2 PCI_MINI R144 33_4 PCLK_MINI
PCICLK2 PCI_591 PCLK_591 PCLK_MINI (14,17)
.1U_4 .1U_4 .1U_4 .1U_4 1U_6 1U_6 1U_6 1U_6 L27 L1 R318 33_4
(4) SBSRCCLK PCIE_RCLKP PCICLK3 PCLK_591 (14,23)
M27 M4 PCI_PCM R314 33_4 PCLK_PCM
(4) SBSRCCLK# PCIE_RCLKN PCICLK4 PCI_SIO PCLK_SIO PCLK_PCM (14,16)
M3 R139 33_4
PCICLK5 PCLK_SIO (14,17,30)
C438 .1U_4 A_RX0P_C M30 M2 PCI_CLK6 R313 22_4 PCICLK6
(6) A_RX0P PCIE_TX0P PCICLK6 PCICLK6 (14)
C436 .1U_4 A_RX0N_C N30 M1 PCI_LAN R312 33_4 PCLK_LAN
D (6) A_RX0N PCIE_TX0N PCICLK7 PCLK_LAN (14,15) D
C442 .1U_4 A_RX1P_C K30 N4 PCI_CLK8 R117 22_4 PCICLK8
PCI CLKS
(6) A_RX1P PCIE_TX1P PCICLK8 PCICLK8 (14)
C440 .1U_4 A_RX1N_C L30 N3 PCICLK9 R311 22_4
(6) A_RX1N PCIE_RX0P_C H30 PCIE_TX1N PCICLK9 PCI_CLK9_FB
N2 C435 *100P_4
T52 PCIE_RX0N_C J30 PCIE_TX2P PCICLK_FB
T50 PCIE_TX2N AD[0..31]
F30 AJ7 PCIRST#_C
T54 PCIE_TX3P PCIRST# AD0 AD[0..31] (14,15,16,17)
T51 G30 W3
PCIE_TX3N AD0/ROMA18 AD1
Y2
+1.8V PCIE_PVDD AD1/ROMA17 AD2
(6) A_TX0P M29 W4
PCIE_RX0P AD2/ROMA16 AD3
(6) A_TX0N N29 Y3 Reserved For EMI
L39 SBK160808T-301Y-S PCIE_RX0N AD3/ROMA15 AD4
(6) A_TX1P M28 V1
PCIE_RX1P AD4/ROMA14 AD5 PCLK_MINI
S0 max:126mA (6) A_TX1N N28
PCIE_RX1N AD5/ROMA13
Y4 C443 *33P_4
C433 C434 C234 J29 V2 AD6 PCLK_591 C445 *33P_4
T69 PCIE_RX2P AD6/ROMA12 AD7 PCLK_PCM
K29 W2 C441 *33P_4
T60 PCIE_RX2N AD7/ROMA11 AD8 PCLK_SIO
22U/16V_1206 1U_6 .1U_4 J28 AA4 C262 *33P_4
T49 PCIE_RX3P AD8/ROMA9 AD9 PCICLK6
K28 V4 C439 *33P_4
T9 PCIE_RX3N AD9/ROMA8
AA3 AD10 PCLK_LAN C437 *33P_4
R151 150/F_4 PCIE_CALRP AD10/ROMA7 AD11 PCICLK8 C231 *33P_4
G27 U1
R145 150/F_4 PCIE_CALRN PCIE_CALRP AD11/ROMA6 AD12
PCIE_VDDR H27 AA2
PCIE_CALRN AD12/ROMA5 AD13
U2
R152 4.12K/F_4 PCIE_CALI AD13/ROMA4 AD14
G28 AA1
PCI EXPRESS INTERFACE

PCIE_CALI AD14/ROMA3 AD15
U3
AD15/ROMA2 AD16
PCIE_PVDD R30 T4
PCIE_PVDD AD16/ROMD0 AD17
AC1
AD17/ROMD1 AD18 PCIRST#_C R270 0_6
PCIE_VDDR F26 R2 PCIRST# (15,16,17,23)
+1.8V PCIE_VDDR PCIE_VDDR_1 AD18/ROMD2 AD19
R29 AD4
PCIE_VDDR_2 AD19/ROMD3 AD20
G26 R3
L15 TI201209G121 PCIE_VDDR_3 AD20/ROMD4 AD21 C155 R271
P26 AD3
PCIE_VDDR_4 AD21/ROMD5 AD22
S0 max:183mA K26
PCIE_VDDR_5 AD22/ROMD6
R4
C260 C240 C248 C265 C259 C266 C264 C236 C237 C249 L26 AD2 AD23 *82P_4
PCIE_VDDR_6 AD23/ROMD7 AD24 8.2K_4
P28 P2
C 22U/16V_1206 1U_6 1U_6 1U_6 1U_6 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 PCIE_VDDR_7 AD24 AD25 C
N26 AE3
PCIE_VDDR_8 AD25 AD26
P27 P3
PCIE_VDDR_9 AD26 AD27
AE2
AD27 AD28 +3V
H28 P4
PCIE_VSS_1 AD28 AD29 PCI_LOCK# R306 8.2K_4
F29 AF2
PCIE_VSS_2 AD29 AD30 INTA# R56 8.2K_4
H29 N1
PCIE_VSS_3 AD30 AD31 INTB# R277 8.2K_4
H26 AF1
PCIE_VSS_4 AD31 C/BE0# INTC# R276 8.2K_4
F27 V3 CBE0# (15,16,17)
PCIE_VSS_5 CBE0#/ROMA10 C/BE1# INTD# R273 8.2K_4
G29 AB4 CBE1# (15,16,17)
PCIE_VSS_6 CBE1#/ROMA1
PCI INTERFACE
L29 AC2 C/BE2# INTE# R275 8.2K_4
PCIE_VSS_7 CBE2#/ROMWE# C/BE3# CBE2# (15,16,17) INTF#
J26 AE4 R274 8.2K_4
PCIE_VSS_8 CBE3# CBE3# (15,16,17)
L28 T3 FRAME# INTG# R99 8.2K_4
PCIE_VSS_9 FRAME# DEVSEL# FRAME# (15,16,17) INTH#
J27 AC4 R272 8.2K_4
PCIE_VSS_10 DEVSEL#/ROMA0 IRDY# DEVSEL# (15,16,17)
N27 AC3 IRDY# (15,16,17)
PCIE_VSS_11 IRDY# TRDY#
M26 T2
RTC +3VPCU 2
D12 RB751
1 VCCRTC (4) STP_CPU#
(2) DPSLP#
STP_CPU#
DPSLP#
K27
P29
P30
AJ8
AK7
PCIE_VSS_12
PCIE_VSS_13
PCIE_VSS_14
PCIE_VSS_15
CPU_STP#/DPSLP_3V#
DPSLP_OD#/GPIO37
TRDY#/ROMOE#
PAR/ROMA19
STOP#
PERR#
SERR#
REQ0#
REQ1#
U4
T1
AB2
AB3
AF4
AF3
PAR
STOP#
PERR#
SERR#
REQ0#
REQ1#
TRDY# (15,16,17)
PAR (15,16,17)
STOP# (15,16,17)
PERR# (15,17)
SERR# (15,16,17)
REQ0# (15)
REQ1# (17)
FRAME#
RN7
2
8.2KX4_4
1
+3V
INTA# AG5 AG2 REQ2# STOP# 4 3

D11 RB751 INTB# INTA# REQ2# REQ3# TRDY#
R201 AH5 AG3 REQ3# (16) 6 5
RTC_N02 INTC# INTB# REQ3#/PDMA_REQ0# REQ4# PAR
2 1 AJ5
INTC# REQ4#/PLL_BP33/PDMA_REQ1#
AH1 8 7
INTD# AH6 AH2 REQ5# REQ0# 2 1
1K_4 INTD# REQ5#/GPIO13
2
JP1 INTE# AJ6 AH3 REQ6# REQ2# 4 3

(16) INTE# INTF# INTE#/GPIO33 REQ6#/GPIO31 GNT0# REQ1#
C303 C304 AK6 AJ2 6 5
(15) INTF# INTG# INTF#/GPIO34 GNT0# GNT1# GNT0# (15) REQ3#
(17) INTG# AG7 INTG#/GPIO35 GNT1# AK2 GNT1# (17) 8 7
1U_6 .1U_4 *Clear PAD INTH# AH7 AJ3 GNT2#
1
(17) INTH# INTH#/GPIO36 GNT2#

AK3 GNT3# RN5 8.2KX4_4
B GNT3#/PLL_BP66/PDMA_GNT0# GNT4# GNT3# (16) B
R200 AG4 RN3 8.2KX4_4
GNT4#/PLL_BP50/PDMA_GNT1# GNT5# GNT0#
AH4 2 1
+1.05V GNT5#/GPIO14 GNT6# GNT1#
GNT6#/GPIO32 AJ4 4 3
32K_X1 B2 AG1 CLKRUN# GNT2# 6 5
X1 CLKRUN# PCI_LOCK# CLKRUN# (15,16,17,23,30) GNT3#
Change for FMEA.6/28 100/F_6 AB1 8 7
R324 LOCK# SERR# 2 1
XTAL
32K_X2 B1 PERR# 4 3
Q10 X2 DEVSEL#
R206 R205 6 5
3VRTC 1 3 RTC_N01 RTC_N04 AG25 LAD0 IRDY# 8 7
+5VSUS LAD0 LAD0/FWH0 (17,23,30)
1.5K_6 *1K_4 AH25 LAD1
1.5K_6 LAD1 LAD2 LAD1/FWH1 (17,23,30)
R203 C29 AJ25 RN6 8.2KX4_4
(2) CPUPWRGD CPU_PG/LDT_PG LAD2 LAD2/FWH2 (17,23,30)
MMBT3904 (2) INTR A28 AH24 LAD3 GNT6# 2 1
INTR/LINT0 LAD3 LFRAME# LAD3/FWH3 (17,23,30) GNT5#
(2) NMI C28 NMI/LINT1 LFRAME# AG24 LFRAME#/FWH4 (17,23,30) 4 3
4.7K/F_6 LDRQ#0 REQ6#
LPC
(2) CPUINIT# B29 AH26 6 5
2
RTC_N03 INIT# LDRQ0# LDRQ#1 LDRQ#0 (17,30) CLKRUN#

(2) SMI# D29 SMI# LDRQ1# AG26 8 7
(2) CPUSLP# E4
R204 SLP#/LDT_STP# SERIRQ RN1 8.2KX4_4
(2) IGNNE# B30 IGNNE# SERIRQ AK27 SERIRQ (16,17,23,30)
CPU
(2) A20M# F28
A20M# GNT4# R95 8.2K_4
(2) FERR# E28 FERR#
1
C305 CN15 15K/F_6 E29 REQ4# R292 8.2K_4

(2) STPCLK# STPCLK#/ALLOW_LDTSTP
D25 C2 LAD3 R280 100K_4
SSMUXSEL/GPIO0 RTCCLK RTC_CLK (14)
.1U_4 E27 F3 LAD2 R278 100K_4
(2,25) DPRSLPVR DPRSLPVR RTC_IRQ#/ACPWR_STRAP AUTO_ON# (14)
R148 D27 LAD1 R279 100K_4
(6) BMREQ# BMREQ# LAD0
D28 A2 VCCRTC R96 100K_4
T13 LDT_RST# VBAT
RTC
A1 REQ5# R294 8.2K_4
*10K_4 RTC_GND C291
2
BATCON RN4 8.2KX4_4

SB450 4.7U/6.3V_6 SERIRQ 2 1
LDRQ#0 4 3
LDRQ#1 6 5
A 32K_X1 A
8 7
Y4 32.768KHZ
1 4 32K_X2 R105 8.2K_4 LFRAME# R109 *8.2K_4
2 3
R175
R180 20M_4
PROJECT : BL3
20M_4 C292 C293
CLG 18P_4 18P_4

Size
Custom
Date:
Document Number
SB450C PCIE/PCI/CPU/LPC I/F
Friday, May 26, 2006 Sheet 11 of 31
Rev
2B
5 4 3 2 1

5 4 3 2 1
+3V
PU/PD +3V_S5 Reserve GPIO7 to enble/disable for SIO function

U13D
SUSB# R181 4.7K_4 R81 10K_4 RCIN# R188 0_6
USBCLK (4)
SUSC# R160 4.7K_4 R192 4.7K_4 EXTEVNT1# Part 4 of 4 SB_48M_X1 R189 *0_6
DNBSWON# R179 4.7K_4 R335 4.7K_4 FPBACK# TEMP_ALARM# C6
SB450C SB 48M_X1/USBCLK A15
B15 SB_48M_X2 R190 *0_6
TEMP_ALARM# R184 4.7K_4 R186 2.2K_4 SDATA EMAIL_LED# TALERT#/TEMP_ALERT#/GPIO10 48M_X2 USB_RCOMP
D5 BLINK/AZ_SDIN3/GPM6# USB_RCOMP C15
SBPME# R182 4.7K_4 R193 2.2K_4 SCLK SBPME# C4 D16 T14 R187 11.8K/F_6
SWI# R170 10K_4 SCI# PCI_PME#/GEVENT4# USB_VREFOUT
(23) SCI# D3 RI#/EXTEVNT0# USB_ATEST1 C16 T58
SCI# R174 10K_4 Reserve GPIO9 to high for no SUSB# B4 D15 T59
(16,23) SUSB# SLP_S3# USB_ATEST0
ACPI / WAKE UP EVENTS

D SUS_STAT# R178 *10K_4 SUSC# E3 B8 KBSMI# KBSMI# (17,23) D
GPM7# R185 10K_4 CRT function (23) SUSC#
DNBSWON# B3
SLP_S5# USB_OC0#/GPM0#
C8 USB_OCP1#
(23) DNBSWON# PWR_BTN# USB_OC1#/GPM1#
GEVENT8# R171 10K_4 R334 *4.7K_4 GPIO7 C3 C7 USB_OCP2#
(2,6,23) PWROK PWR_GOOD USB_OC2#/FANOUT1/GPM2#
H_THERMTRIP# R165 10K_4 R366 *4.7K_4 GPIO8 D4 B7 USB_OCP3#
(5,30) SUS_STAT# SUS_STAT# USB_OC3#/GPM3#
EMAIL_LED# R183 4.7K_4 R403 *4.7K_4 GPIO9 R328 10K_4 F2 B6 USB_OCP4# R337 33_4 CD_RESET#_MD (21)
R329 10K_4 TEST1 USB_OC4#/GPM4# AZ_RST# R336 33_4
4/02 Option W/O CRT GPIO9(R403) to High. E2 TEST0 USB_OC5#/AZ_RST#/GPM5# A6 CD_RESET# (19)
GATEA20 AJ26 B5 LUSB1
(23) GATEA20 GA20IN USB_OC6#/FAN_ALERT#/GEVENT6#
GPIO7 R463 10K_4 4/02 Option(Normal) CRT GPIO9(R172) to Low. RCIN# AJ27 A5 LUSB2 R332 10K_4 +3V_S5
(23) RCIN# KBRST# USB_OC7#/CASE_ALERT#/GEVENT7#
GPIO8 R164 10K_4 H_THERMTRIP# D6
GPIO9 R172 10K_4 GPIO6 R191 10K_4 SWI# SMBALERT#/THRMTRIP#/GEVENT2#
(23) SWI# C5 LPC_PME#/GEVENT3# USB_HSDP7+ A11
ROM_CS#/GPIO1 R158 10K_4 EXTEVNT1# A25 B11
GPIO4 R163 10K_4 PROCHOT# LPC_SMI#/EXTEVNT1# USB_HSDM7-
(2,25) PROCHOT# D8 VOLT_ALERT#/GEVENT5#
GPIO11 R167 10K_4 GPM7# D7 A10
GPIO3 R176 10K_4 R156 330_4 GEVENT8# SYS_RESET#/GPM7# USB_HSDP6+
+3V_S5 D2 WAKE#/GEVENT8# USB_HSDM6- B10
PCSPK R333 10K_4 CD_SDIN1 R161 10K_4
USB INTERFACE
GPIO12 R157 10K_4 RSMRST# D1 A14
(23) RSMRST# RSMRST# USB_HSDP5+
Correct net USB_HSDM5- B14
22ms delay SB_14M_X1 A23
CD_SDIN0 R150 10K_4 14M_X1/OSC
USB_HSDP4+ A13
AC_BITCLK_R R166 10K_4 SB_14M_X2 B23 B13
14M_X2 USB_HSDM4-
CLK / RST
T41 AK24 SIO_CLK USB_HSDP3+ A18
USB_HSDM3- B18
GPIO9 PIN GPIO8 PIN GPIO7 PIN ROM_CS#/GPIO1
GPIO6
B25 ROM_CS#/GPIO1
C
C25 GHI#/GPIO6 USB_HSDP2+ A17 USBP2+ (17) C
GPIO7
CRT (default) LOW GPIO4
C23
D24
VGATE/GPIO7 USB_HSDM2- B17 USBP2- (17)
FPBACK# AGP_STP#/GPIO4
W/O CRT HIGH FPBACK#
GPIO3
D23
A27
AGP_BUSY#/GPIO5 USB_HSDP1+ A21
B21
PCSPK FANOUT0/GPIO3 USB_HSDM1-
Modem (default) LOW (19) PCSPK
SCLK
C24
A26
SPKR/GPIO2
A20
(4,9) SCLK SCL0/GPOC0# USB_HSDP0+ USBP3+ (17)
GPIO
SDATA
W/O Modem HIGH (4,9) SDATA
GPIO9
B26
B27
SDA0/GPOC1# USB_HSDM0- B20 USBP3- (17)
GPIO8 DDC1_SCL/GPIO9
RS-232 (default) LOW GPIO11
C26
C27
DDC1_SDA/GPIO8
C21
DDC2_SCL/GPIO11 AVDDTX_0 AVDD_USB
GPIO12
W/O RS-232 HIGH D26 DDC2_SDA/GPIO12 AVDDTX_1 C18
D13
CD_BITCLKA R327 33_4 AVDDTX_2
(19) CD_BITCLKA AVDDTX_3 D10
CD_BITCLKA_MD R162 33_4 D20
USB power +3V_S5 +3V_S5
(21) CD_BITCLKA_MD
AC_BITCLK_R J2 AZ_BITCLK
AVDDRX_0
AVDDRX_1 D17
R141 *10K_4 K3 C14
R322 33_4 AC_DATA_OUT_R 48M_AZ AVDDRX_2
(19) CD_SDOUTA J3 C11
(NOT USED)
LUSB1 R194 10K_4 R155 33_4 AZ_SDOUT AVDDRX_3
(21) CD_SDOUTA_MD K2 AZ_SYNC
LUSB2 R195 10K_4 A16
AVDDC +3.3V_AVDDC
KBSMI# R196 4.7K_4
USB_OCP1# R197 10K_4 (19) CD_SYNC R319 33_4 AC_SYNC_R B16
RN2 10KX4_4 USB power use S3 power,But R154 33_4 AVSSC
(21) CD_SYNC_MD
2 1 Over current signal datasheet AVSS_USB_1 A9
USB_OCP4# 4 3 is S5 only,But ATI FAE say use T53 G1 A12
USB_OCP3# AC_BITCLK AVSS_USB_2
B 6 5 S3 is ok (14) AC_SDOUT G2 AC_SDOUT AVSS_USB_3 A19 B
USB_OCP2# 8 7 (19) CD_SDIN0 CD_SDIN0 H4 A22
CD_SDIN1 ACZ_SDIN0 AVSS_USB_4
(21) CD_SDIN1 G3 ACZ_SDIN1 AVSS_USB_5 B9
T11 G4 ACZ_SDIN2 AVSS_USB_6 B12
T12 H1 AC_SYNC AVSS_USB_7 B19
AC97
USB PWR
T10 H3 AC_RST# AVSS_USB_8 B22
+3VSUS AVDD_USB H2 C9
(14) SB_SPDIF_OUT SPDIF_OUT AVSS_USB_9
AVSS_USB_10 C10
L16 TI201209G121 C12
AVSS_USB_11
AVSS_USB_12 C13
S0 max:382.7mA C263 C273 C269 C268 C284 C272 C285 C280 C283 C17
AVSS_USB_13
AVSS_USB_14 C19
22U/16V_1206 1U_6 1U_6 1U_6 1U_6 1U_6 .1U_4 .1U_4 .1U_4 C20
AVSS_USB_15
AVSS_USB_16 C22
AVSS_USB_17 D9
AVSS_USB_18 D11
AVSS_USB_19 D12
+3VSUS +3.3V_AVDDC R169 0_4 D14
(4) SB_OSCIN AVSS_USB_20
AVSS_USB_21 D18
L17 SBK160808T-301Y-S D19
AVSS_USB_22
AVSS_USB_23 D21
S0 max:11.7mA C296 C294 C286 C289 *33P_4 R173 *0-4 SB_14M_X1 D22
AVSS_USB_24
22U/16V_1206 1U_6 .1U_4
SB450
1
A A
R177
Y3
*14.318MHz
*1M_4
PROJECT : BL3
2
CLG CD_BITCLKA_MD
C446 22P_4
2 1 C290 *33P_4 R168 *0-4 SB_14M_X2
Size
Custom
Document Number
SB450C ACPI/GPIO/USB/AC97
Rev
2B
5 4 3 2 1

5 4 3 2 1
U13B U13C
S0 max:66mA +3V
C419 .01U_4 SATA_TX0+_CAK22
(18) SATA_TXP0
C418 .01U_4 SATA_TX0-_C AJ22 SATA_TX0+ SB450 SB AD30
A30
D30
VDDQ_1 SB450C SB VSS_12 E19
E22
(18) SATA_TXN0 SATA_TX0- PIDE_IORDY VDDQ_2 VSS_13
Part 2 of 4 AE28 + C432 C229 C193 C276 C219 C221 C176 C275 E24 Part 3 of 4 E23
SATA_RX0-_CAK21 PIDE_IRQ VDDQ_3 VSS_14
(18) SATA_RX0-_C SATA_RX0- PIDE_A0 AD27 E25 VDDQ_4 VSS_15 E26
(18) SATA_RX0+_C SATA_RX0+_CAJ21 AC27 220U/6.3V_7343 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 J5 E30
SATA_RX0+ PIDE_A1 VDDQ_5 VSS_16
PIDE_A2 AD28 K1 VDDQ_6 VSS_17 F1
AK19 SATA_TX1+ PIDE_DACK# AD29 K5 VDDQ_7 VSS_18 F4
AJ19 SATA_TX1- PIDE_DRQ AE27 N5 VDDQ_8 VSS_19 G5
PIDE_IOR# AE30 P5 VDDQ_9 VSS_20 H5
AK18 AE29 C261 C185 C217 C281 C192 C228 C288 C172 C209 C165 R1 J1
SATA_RX1- PIDE_IOW# VDDQ_10 VSS_21
D AJ18 SATA_RX1+ PIDE_CS1# AC28 U5 VDDQ_11 VSS_22 J4 D
AC29 1U_6 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 U26 K4
C154 27P_4 SATA_X1 PIDE_CS3# VDDQ_12 VSS_23
AK14 SATA_TX2+ U30 VDDQ_13 VSS_24 L5
AJ14 AF29 V5 M5
1
SATA_TX2- PIDE_D0 VDDQ_14 VSS_25
PRIMARY ATA 66/100

Y1 R55 AF27 V26 P1
PIDE_D1 VDDQ_15 VSS_26
SERIAL ATA
AK13 AG29 +1.8V Y1 R5
SATA_RX2- PIDE_D2 VDDQ_16 VSS_27
AJ13 SATA_RX2+ PIDE_D3 AH30 S0 max:383mA Y26 VDDQ_17 VSS_28 R26
25MHZ 10M_4 AH28 AA5 T5
2
C153 27P_4 SATA_X2 PIDE_D4 VDDQ_18 VSS_29
AK11 SATA_TX3+ PIDE_D5 AK29 AA26 VDDQ_19 VSS_30 T26
AJ11 AK28 C230 C213 C225 C211 C232 C257 C255 C212 C256 AB5 T30
SATA_TX3- PIDE_D6 VDDQ_20 VSS_31
PIDE_D7 AH27 AC30 VDDQ_21 VSS_32 W1
AK10 AG27 22U/16V_1206 10U/6.3V_8 10U/6.3V_8 1U_6 1U_6 1U_6 1U_6 1U_6 1U_6 AD5 W5
SATA_RX3- PIDE_D8 VDDQ_22 VSS_33
AJ10 SATA_RX3+ PIDE_D9 AJ28 AD26 VDDQ_23 VSS_34 W26
+1.8V AJ29 AE1 Y5
L12 R71 1K/F_4 SATA_CAL AJ15 PIDE_D10 VDDQ_24 VSS_35
SATA_CAL PIDE_D11 AH29 AE5 VDDQ_25 VSS_36 AB26
PLLVDD_ATA AG28 AE26 AB30
SBK160808T-301Y-S C173 *.01U_4 SATA_X1 PIDE_D12 C258 C242 C224 C244 C243 C218 C222 C220 C241 VDDQ_26 VSS_37
AJ16 SATA_X1 PIDE_D13 AG30 AF6 VDDQ_27 VSS_38 AC5
S0 max:38mA C207 C181 AF30 AF7 AC26
SATA_X2 PIDE_D14 1U_6 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 VDDQ_28 VSS_39
AK16 SATA_X2 PIDE_D15 AF28 AF24 VDDQ_29 VSS_40 AD1
22U/16V_1206 1U_6 AF25 AF5
R63 0_4 SATA_ACT# AK8 VDDQ_30 VSS_41
(24) HDDLED# SATA_ACT# SIDE_IORDY V29 SDIORDY (18) AK1 VDDQ_31 VSS_42 AF8
SIDE_IRQ T27 IRQ15 (18) AK4 VDDQ_32 VSS_43 AF23
AH15 T28 SDA0 +3V_S5 AK26 AF26
PLLVDD_SATA SIDE_A0 SDA0 (18) VDDQ_33 VSS_44
SIDE_A1 U29 SDA1 SDA1 (18) S0 max:0.14mA +1.8V AK30 VDDQ_34 VSS_45 AG8
POWER
+1.8V L10 SBK160808T-301Y-S XTLVDD_ATA AH16 T29 SDA2 AJ1
XTLVDD_SATA SIDE_A2 SDA2 (18) VSS_46
S0 max:1.1mA SIDE_DACK# V30 SDDACK# (18) M12 VDD_1 VSS_47 AJ24
C208 C194 AG10 U28 C300 C297 C299 C298 C278 C287 M13 AJ30
C AVDD_SATA_1 SIDE_DRQ SDDREQ (18) VDD_2 VSS_48 C
AG14 AVDD_SATA_2 SIDE_IOR# W29 SDIOR# (18) M18 VDD_3 VSS_49 AK5
22U/16V_1206 1U_6 AH12 W30 10U/6.3V_8 1U_6 1U_6 1U_6 .1U_4 .1U_4 M19 AK25
AVDD_SATA_3 SIDE_IOW# SDIOW# (18) VDD_4 VSS_50
AG12 AVDD_SATA_4 SIDE_CS1# R27 SDCS1# (18) N12 VDD_5 VSS_51 M14
AG18 AVDD_SATA_5 SIDE_CS3# R28 SDCS3# (18) N13 VDD_6 VSS_52 M15
+1.8V AG21 N18 M16
L11 AVDD_SATA_6 SDD0 VDD_7 VSS_53
AH18 AVDD_SATA_7 SIDE_D0/GPIO15 V28 N19 VDD_8 VSS_54 M17
+1.8V_ATA AG20 W28 SDD1 +1.8V_S5 V12 N14
TI201209G121 AVDD_SATA_8 SIDE_D1/GPIO16 SDD2 VDD_9 VSS_55
SIDE_D2/GPIO17 Y30 S0 max:75mA V13 VDD_10 VSS_56 N15
SECONDARY ATA 66/100

S0 max:128.3mA C206 C198 C197 C196 C182 C184 C183 AG9 AA30 SDD3 V18 N16
AVSSP_SATA_1 SIDE_D3/GPIO18 SDD4 VDD_11 VSS_57
AF10 AVSSP_SATA_2 SIDE_D4/GPIO19 Y28 V19 VDD_12 VSS_58 N17
22U/16V_1206 1U_6 1U_6 1U_6 .1U_4 .1U_4 .1U_4 AF11 AA28 SDD5 C267 C274 C277 C279 W12 P12
AF12 AVSSP_SATA_4 SIDE_D6/GPIO21 AB28 W13 VDD_14 VSS_60 P13
AF13 AB27 SDD7 1U_6 1U_6 .1U_4 .1U_4 W18 P14
AVSSP_SATA_5 SIDE_D7/GPIO22 VDD_15 VSS_61
SERIAL ATA POWER

AF14 AB29 SDD8 +3V_S5 W19 P15
AF15 AVSSP_SATA_7 SIDE_D9/GPIO24 AA27 VSS_63 P16
AF16 Y27 SDD10 A3 P17
AVSSP_SATA_8 SIDE_D10/GPIO25 SDD11 S5_3.3V_1 VSS_64
AF17 AVSSP_SATA_9 SIDE_D11/GPIO26 AA29 A7 S5_3.3V_2 VSS_65 P18
AF18 W27 SDD12 +1.8VSUS E6 P19
AVSSP_SATA_10 SIDE_D12/GPIO27 SDD13 S5_3.3V_3 VSS_66
AF19 AVSSP_SATA_11 SIDE_D13/GPIO28 Y29 S0 max:91mA E7 S5_3.3V_4 VSS_67 R12
AF20 V27 SDD14 E1 R13
AVSSP_SATA_12 SIDE_D14/GPIO29 SDD15 +1.8V_S5 S5_3.3V_5 VSS_68
AF21 AVSSP_SATA_13 SIDE_D15/GPIO30 U27 F5 S5_3.3V_6 VSS_69 R14
AF22 C252 C271 C270 C282 R15
AVSSP_SATA_14 VSS_70
AH9 AVSSP_SATA_15 E9 S5_1.8V_1 VSS_71 R16
AG11 AG13 22U/16V_1206 1U_6 1U_6 .1U_4 E10 R17
AVSSP_SATA_16 AVSST_SATA_1 S5_1.8V_2 VSS_72
AG15 AVSSP_SATA_17 AVSST_SATA_2 AH22 E20 S5_1.8V_3 VSS_73 R18
AG17 AK12 +1.8VSUS E21 R19
AVSSP_SATA_18 AVSST_SATA_3 S5_1.8V_4 VSS_74
B AG19 AVSSP_SATA_19 AVSST_SATA_4 AH11 VSS_75 T12 B
AG22 AVSSP_SATA_20 AVSST_SATA_5 AJ17 E13 USB_PHY_1.8V_1 VSS_76 T13
AG23 AVSSP_SATA_21 AVSST_SATA_6 AH14 S0 max:6.43mA E14 USB_PHY_1.8V_2 VSS_77 T14
AF9 AVSSP_SATA_22 AVSST_SATA_7 AH19 E16 USB_PHY_1.8V_3 VSS_78 T15
AH17 AJ20 C447 .1U_4 E17 T16
AVSSP_SATA_23 AVSST_SATA_8 USB_PHY_1.8V_4 VSS_79
AH23 AVSSP_SATA_24 AVSST_SATA_9 AH21 VSS_80 T17
AH13 AJ9 +1.05V R326 0_6 CPU_PWR C30 T18
AVSSP_SATA_25 AVSST_SATA_10 CPU_PWR VSS_81
AH20 AVSSP_SATA_26 AVSST_SATA_11 AG16 VSS_82 T19
AK9 AK15 +5V R61 1K_4 V5_VREF AG6 U12
AVSSP_SATA_27 AVSST_SATA_12 V5_VREF VSS_83
AJ12 AVSSP_SATA_28 AVSST_SATA_13 AK20 VSS_84 U13
AK17 D6 SW1010C C162 C163 A24 U14
AVSSP_SATA_29 +3V AVDDCK VSS_85
AK23 AVSSP_SATA_30 2 1 B24 AVSSCK VSS_86 U15
AH10 1U_6 .1U_4 U16
AVSSP_SATA_31 VSS_87
AJ23 AVSSP_SATA_32 A4 VSS_1 VSS_88 U17
A8 VSS_2 VSS_89 U18
A29 VSS_3 VSS_90 U19
SB450 B28 V14
SDD[0..15] +1.8V VSS_4 VSS_91
SDD[0..15] (18) C1 VSS_5 VSS_92 V15
L40 AVDD_CK E5 V16
VSS_6 VSS_93
E8 VSS_7 VSS_94 V17
SBK160808T-301Y-S E11 W14
C453 C452 C451 VSS_8 VSS_95
S0 max:4.52mA E12 VSS_9 VSS_96 W15
E15 VSS_10 VSS_97 W16
10U/6.3V_8 1U_6 .1U_4 E18 W17
VSS_11 VSS_98
A A
SB450
CLG <OrgAddr1>
<OrgAddr2>
<OrgAddr3>
<OrgAddr4>
Size Document Number
PROJECT : BL3
Rev
Custom SB450C HDD/POWER/DECOUPLING 2B

5 4 3 2 1

5 4 3 2 1
+3V_S5 +3V +3V_S5 +3V +3V +3V +3V +3V +3V +3V +3V
R153 R325 R331 R320 R138 R315 R131 R127 R116 R147 R317
10K_4 *10K_4 10K_4 *10K_4 *10K_4 10K_4 *10K_4 *10K_4 10K_4 10K_4 10K_4
(11) AUTO_ON#
(12) AC_SDOUT
(11) RTC_CLK
D D
(12) SB_SPDIF_OUT
(11,16) PCLK_PCM
(11,17,30) PCLK_SIO
(11) PCICLK6
(11,15) PCLK_LAN
(11) PCICLK8
(11,23) PCLK_591
(11,17) PCLK_MINI
R159 R323 R330 R321 R137 R316 R130 R126 R115 R146 R143
*10K_4 10K_4 *10K_4 10K_4 10K_4 *10K_4 10K_4 10K_4 *10K_4 *10K_4 *10K_4
REQUIRED
STRAPS PCI_CLK4 PCI_CLK5 PCI_CLK6 PCI_CLK7 PCI_CLK8 PCI_CLK3 PCI_CLK2
ACPWRON AC_SDOUT RTC_CLK SPDIF_OUT PCLK_PCM PCLK_SIO PCI_CLK6 PCLK_LAN PCI_CLK8 PCLK_591 PCLK_MINI*
C
*This strap is only C
PULL MANUAL USE INTERNAL SIO 24MHz 48MHz use 14MHz OSC CPU I/F = K8 H,H = PCI(X BUS) ROM USB PHY 48MHz
HIGH PWR ON DEBUG RTC Internal PLL MODE PWRDOWN Crystal required if the
STRAPS H,L = LPC ROM I DISABLE Pad
DEFAULT DEFAULT DEFAULT
(LPC addresses are
DEFAULT DEFAULT
strap on PCICLK4
translated to the top of the
4G address space) is configured for
PULL AUTO IGNORE EXTERNAL SIO 48MHz 48MHz use 14MHz XTAL CPU I/F = P4 L,H = LPC ROM II DEFAULT USB PHY 48MHz
PWR DEBUG RTC (NOT External MODE (addresses mapped to PWRDOWN OSC/Clock
External Clock.
LOW DEFAULT
ON STRAPS SUPPORTED Clock below 1M) ENABLE Buffer
DEFAULT W/ IT8712 ) DEFAULT DEFAULT L,L = FWH ROM
+3V +3V +3V +3V +3V +3V +3V +3V +3V
R98 R309 R102 R125 R112 R119 R107 R307 R114
*10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4
(11,15,16,17) AD31
(11,15,16,17) AD30
B B
(11,15,16,17) AD29
(11,15,16,17) AD28
(11,15,16,17) AD27
(11,15,16,17) AD26
(11,15,16,17) AD25
(11,15,16,17) AD24
(11,15,16,17) AD23
R100 R310 R103 R124 R111 R118 R108 R308 R113
*10K_4 *10K_4 *10K_4 *10K_4 10K_4 10K_4 10K_4 10K_4 *10K_4

DEBUG
STRAPS
PDACK# PCI_AD31 PCI_AD30 PCI_AD29 PCI_AD28 PCI_AD27 PCI_AD26 PCI_AD25 PCI_AD24 PCI_AD23
PULL USE Reserved Reserved Reserved Reserved BYPASS BYPASS BYPASS IDE USE EEPROM Reserved
HIGH LONG PCI PLL ACPI PLL PCIE STRAPS
RESET BCLK
A DEFAULT A
PULL USE USE PCI USE USE IDE USE DEFAULT
CLG LOW SHORT

RESET
PLL
DEFAULT
ACPI
BCLK
DEFAULT
PLL
DEFAULT
PCIE STRAPS
DEFAULT PROJECT : BL3

Custom 2B
SB450C STRAPS
5 4 3 2 1

5 4 3 2 1
ID Select : AD18
LANVCC +3V_D
Interrupt Pin : INTF# +3V_A
Request Indicate : REQ0# L42 BK1608HS220_6
+3V_A +2.5V_A
Grant Indicate : GNT0# C469 C458 C472 C464 C474 C506 C504 C503 C489
22U/16V_1206 .1U_4 10U/6.3V_8 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4
120
20
16
10
12
3
7
D D
U15
AVDDL
AVDDL
AVDDL
AVDDL
AVDDH
HV
HSDAC-
(11,14,16,17) AD[0..31] VDD33 26 +3V_D
41 LANVCC +3V_A
AD0 VDD33
104 AD0 VDD33 56
AD1 103 AVDDL AVDDH 71 L41 BK1608HS220_6
AD2 AD1 VDD33 VDD33
102 AD2 VDD33 84
AD3 98 94 C462 C466 C467
AD4 AD3 VDD33
97 AD4 VDD33 107
AD5 96 RTL8110SBL 10U/6.3V_8 .1U_4 .1U_4
AD6 AD5
95 AD6 VDD18 32 +2.5V_A
AD7 93 VDD33---+3.3V DIGITAL 54
AD8 AD7 AVDDH------+3.3V ANALOG DVDD VDD18
90 AD8 VDD18 78
AD9 89 AVDDL-----+2.5V ANALOG 99
AD10 AD9 DVDD-----+1.2V DIGITAL VDD18
87 AD10
AD11 86 DVDD_A----+1.2V ANALOG 45
AD11 VDD18 +2.5V_A +3V_D
AD12 85 64
AD13 AD12 VDD18
83 AD13 VDD18 116
AD14 82 DVDD 110 +5V
AD14 VDD18
1
AD15 79 24 Q21
AD16 AD15 PCI VDD18
59 AD16
AD17 58 126 R342 CTRL25 2
AD17 RTL8100CL DVDD_A VDD18 +2.5V_A
AD18 57
AD19 AD18
55 AD19
AD20 53 VDD33---+3.3V DIGITAL 1K_6 2SB1197KR
3
AD21 AD20 AVDDL-----+3.3V ANALOG LAN_PME#
50 AD21 PMEB 31 +2.5V_A
AD22 49 DVDD-----+2.5V DIGITAL 23 ISOLATEB
AD23 AD22 AVDDH------+2.5V ANALOG ISOLATEB C498 C485 C507 C465 C505 C463 C476
C 47 AD23 LWAKE 105 T67 C
AD24 43 R341
AD25 AD24 22U/16V_1206 10U/6.3V_8 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4
42 AD25
AD26 40 PM 8 CTRL25
AD27 AD26 CTRL25 15K/F_6
39 AD27 CTRL18 125
AD28 37 74
AD29 AD28 SMBCLK
36 AD29 SMBCLK 72
AD30 34 88 U8
AD31 AD30 M66EN R343 *0_6 NS681687
33 AD31 HSDAC+ 11
C/BE0# 92 MDI1+ 1 16 RJ45_MX1+

(11,16,17) CBE0#
(11,16,17) CBE1#
C/BE1# 77
CBE0B
CBE1B
RTL8110SBL/8100CL MDI3- 19
RD+ RX+
C/BE2# 60 18 MDI1- 2 14 MCT1
(11,16,17) CBE2# CBE2B MDI3+ RD- CT
C/BE3# 44 15 Near Lan chipset
(11,16,17) CBE3# CBE3B MDI2-
STOP# 69 14 V_DAC 3 15 RJ45_MX1-
(11,16,17) STOP# STOPB MII MDI2+ CT RX-
PERR# 70 6 MDI1- R346 *49.9/F_4 C454 *.01U_4
(11,17) PERR# PERRB MDI1-
TRDY# 67 5 MDI1+ R347 *49.9/F_4 MDI0+ 7 9 RJ45_MX0-
(11,16,17) TRDY# TRDYB MDI1+ TD+ TX-
DEVSEL# 68 2 MDI0- R348 49.9/F_4 C455 .01U_4
(11,16,17) DEVSEL# DEVSELB MDI0-
AD18 R355 100/F_6 46 1 MDI0+ R349 49.9/F_4 C2 MDI0- 8 11 MCT0
FRAME# IDSEL MDI0+ TD- CMT
(11,16,17) FRAME# 61 FRAMEB
IRDY# 63 113 .01U/16V_4 6 10 RJ45_MX0+
(11,16,17) IRDY# IRDYB LED3 T64 CT TX+
SERR# 75 114 10MBPS#
(11,16,17) SERR# SERRB LED LED2 T63
REQ0# 30 115 100MBPS# R1 R4
(11) REQ0# REQB LED1 T62
(11,16,17,23) PCIRST# PCIRST# 27 117 ACT# 75/F_4 75/F_4
RSTB LED0 T61
GNT0# 29
(11) GNT0# GNTB
INTF# 25
(11) INTF# INTAB
PAR 76 121 LAN_XIN C481 27P_6 C1
(11,16,17) PAR PAR OSC XTAL1
R353 5.6K/F_4 127 122 LAN_XOUT 1000P/3KV_1808
1
B
CLKRUN# R362 0_6 RSET XTAL2 R354 Y6 MDI1- R7 49.9/F_4 C4 .01U/16V_4 B
(11,16,17,23,30) CLKRUN# 65 CLKRUNB MDI1+ R8 49.9/F_4 RJ45_TER
106 EESEL 25 MHz
EECS EECLK *1M_6
111
2
EEPROM EESK EEDI C475 27P_6 MDI0- R5 *49.9/F_4 C3 *.01U/16V_4
EEDI 109
PCLK_LAN 28 108 EEDO MDI0+ R6 *49.9/F_4
(11,14) PCLK_LAN CLK EEDO
R345 LAN Performace at BL1.Modify same BL1
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
10
*22_4 CN9
RJ45_MX3+
4
35
52
100
80
17
128
124
21
51
66
81
91
101
38
119
123
62
13
48
73
9
22
112
118
C456 R3 RJ45_MX0+ 1
RJ45_MX3- RJ45_MX0- 2
*75/F_4 RJ45_MX1+ 3
*10P_4 RJ45_TER RJ45_MX2+ 4
RJ45_MX2- 5
RJ45_MX2+ RJ45_MX1- 6
R2 RJ45_MX3+ 7
RJ45_MX2- RJ45_MX3- 8
*75/F_4
9
LANVCC +3V_D RJ45-C100F8-100B-8P-L
R359
A C493 *100P_6 U18 LANVCC R344 A

93C46-3GR
EESEL 1 8
3.6K_4 EECLK CS VCC C501
501 *10K_4
2 SK NC 7
1C
EEDI 3 6
EEDO 4
DI
DO
NC
GND 5 LAN_PME#
LAN_PME# (16,23)
PROJECT : BL3
.1U_4
2
LAN Size
Date:
Document Number
LAN RTL8110SBL/8100CL
Monday, May 29, 2006 Sheet 15 of 31
Rev
2B
5 4 3 2 1

5 4 3 2 1
ID Select : AD17 U5 Near TPS2211A Near Slot

CP2211
Interrupt Pin : INTE# 9
12V VCC1
13 VCCCB VCCCB
12
VCC2 C307 C315
Request Indicate : REQ3# VCC3
11
Grant Indicate : GNT3# 10U_8 .1U_6

U16 Near TPS2211A
CB1410
5 C310 C313
+5V 5V1
6 .1U_4 .1U_4
(11,14,15,17) AD[31..0] 5V2
AD31 3 144 A_CAD31 C309 C314 10
AD31 CAD31 VPP AVPP
AD30 4 142 A_CAD30
AD29 AD30 CAD30 A_CAD29 10U_8 .1U_6 C306 C311
5 141
D
AD28 AD29 CAD29 A_CAD28

D
7 140
AD27 AD28 CAD28 A_CAD27 10U_8 .1U_6
8 139
AD26 AD27 CAD27 A_CAD26 AVPP
9 129 +3V 3
AD25 AD26 CAD26 A_CAD25 3.3V1
10 128 4
AD24 AD25 CAD25 A_CAD24 C319 C324 3.3V2 VCCD0#
11 127 1
AD23 AD24 CAD24 A_CAD23 -VCCD0 VCCD1#
15 124 2
AD22 AD23 CAD23 A_CAD22 10U_8 .1U_6 -VCCD1
16 121
AD21 AD22 CAD22 A_CAD21 VPPD0
17 120 15
AD20 AD21 CAD21 A_CAD20 VPPD0 VPPD1 C317 C320
19 118 14
AD19 AD20 CAD20 A_CAD19 VDDP1 .1U_4 .1U_4
23 116
AD18 AD19 CAD19 A_CAD18 C321 C508 C509 C323
24 115 16
AD17 AD18 CAD18 A_CAD17 -SHDN
25 113
AD16 AD17 CAD17 A_CAD16 .01U_4 .01U_4 .01U_4 .01U_4
26 98
38 96 8 7
AD14 AD15 CAD15 A_CAD14 -OC GND
39 97
40 93
41 95
AD11
AD10
43
AD12
AD11
CAD12
CAD11
92 A_CAD11
A_CAD10
CN4 PCMCIA SOCKET
45 91
46 89 1
AD8 AD9 CAD9 A_CAD8 VCCCB A_CAD0 GND
47 87 2
AD7 AD8 CAD8 A_CAD7 A_CAD1 D3 - CAD0
49 85 3
51 82 4
AD5 AD6 CAD6 A_CAD5 R352 A_CAD5 D5 - CAD3
52 83 5
53 80 6
AD3 AD4 CAD4 A_CAD3 47K_6 A_CC/BE0# D7 - CAD7
54 81 7
AD2 AD3 CAD3 A_CAD2 A_CAD9 CE1- CCBE0
55 77 8
AD1 AD2 CAD2 A_CAD1 A_CAD11 A10- CAD9
56 79 9
AD0 AD1 CAD1 A_CAD0 A_CAD12 OE - CAD11
57 76 10
AD0 CAD0 A_CAD14 A11- CAD12
11
C/BE3# A_CC/BE3# A_CC/BE1# A9 - CAD14
(11,15,17) CBE3# 12 125 12
C
C/BE2# C/BE3# CC/BE3# A_CC/BE2# A_CPAR A8 - CCBE1 C
(11,15,17) CBE2# 27 112 13

C/BE1# C/BE2# CC/BE2# A_CC/BE1# A_CPERR# A13- CPAR
(11,15,17) CBE1# 37 99 14
C/BE0# C/BE1# CC/BE1# A_CC/BE0# A_CGNT# A14- CPERR
(11,15,17) CBE0# 48 88 15
C/BE0# CC/BE0# A_CINT# WE/PGM - CGNT
16
PCIRST# A_CRST# A_CRST# R358 *10K_6 RDY/BSY,IRQ*INT
(11,15,17,23) PCIRST# 20 119 VCCCB VCCCB 17
FRAME# PCIRST# CRST# A_CFRAME# VCC
(11,15,17) FRAME# 28 111
IRDY# PCIFRAME# CFRAME# A_CIRDY# AVPP
(11,15,17) IRDY# 29 110 18
TRDY# PCIIRDY# CIRDY# A_CTRDY# A_CCLK1 VPP1
(11,15,17) TRDY# 31 109 19
DEVSEL# PCITRDY# CTRDY# A_CDEVSEL# A_CIRDY# A16- CCLK
(11,15,17) DEVSEL# 32 107 20
STOP# PCIDEVSEL# CDEVSEL# A_CSTOP# A_CC/BE2# A15- CIRDY
(11,15,17) STOP# 33 105 21
R338 10K_6 34 PCISTOP# CSTOP# A_CPERR# A_CAD18 A12- CCBE2
+3V 104 22
SERR# PCIPERR# CPERR# A_CSERR# A_CAD20 A7 - CAD18
(11,15,17) SERR# 35 133 23
PAR PCISERR# CSERR# A_CPAR A_CAD21 A6 - CAD20
(11,15,17) PAR 36 101 24
PCIPAR CPAR A_CREQ# A_CAD22 A5 - CAD21
(11) REQ3# 1 123 25
PCIREQ# CREQ# A_CGNT# A_CAD23 A4 - CAD22
(11) GNT3# 2 106 26
PCLK_PCM PCIGNT# CGNT# R363 10_4 A_CCLK1 A_CAD24 A3 - CAD23
(11,14) PCLK_PCM 21 108 27
PCIPCLK CCLK A_CAD25 A2 - CAD24
28
AD17 R339 100/F_6 A_CSTSCHG A_CAD26 A1 - CAD25
13 135 29
R361 10K_6 PCIIDSEL CSTSCHNG A_CCLKRUN# A_CAD27 A0 - CAD26
+3V 136 30
PCM_PME# CCLKRUN# C513 A_CAD29 D0 - CAD27
59 31
R360 *0_6 RI_OUT#/PME# A_CBLOCK# *22P_4 A_CRSVD/D2 D1 - CAD29
(12,23) SUSB# 70 103 32
SUSPEND# CBLOCK# A_CCLKRUN# D2 - RFU
33
A_CINT# WP,IOIS16-CKRUN
(11) INTE# 60 132 34
MF0/INTA CINT# R357 *10K_4 GND
T65 61 +3V
MF1
T66 64 62 PCMSPK (19) 35
SERIRQ MF2/REQ SPKROUT A_CAUDIO A_CCD1# GND
(11,17,23,30) SERIRQ 65 134 36
MF3/IRQSER CAUDIO# A_CAD2 CD1- CCD1
67 37
MF4 A_CAD4 D11- CAD2
T39 68 38
CLKRUN# MF5/GNT A_CAD6 D12- CAD4
(11,15,17,23,30) CLKRUN# 69 39
MF6/CLKRUN R212 *0_6 PCIRST# A_RSVD/D14 D13- CAD6
40
R214 100K_6 A_CAD8 D14- RFU
+3V 41
A_CAD10 D15- CAD8
42
B
CB_RSMRST# A_CVS1# CE2- CAD10 B
Globle_RST#
66 delay 10ms at least 43
RFSH,VS*1-CVS1
+3V Plane A_CAD13 44
A_CAD15 IORD-CAD13
+3V 18 45
PCI_VCC2 A_CRSVD/D2 A_CAD16 IOWR-CAD15
44 143 46
PCI_VCC1 RSVD/D2 A_CRSVD/A18 C497 A_CRSVD/A18 A17- CAD16
63 100 47
+3V Aux_VCC RSVD/A18 A_RSVD/D14 .22U_6 A_CBLOCK# A18- RFU
84 48
RSVD/D14 A_CSTOP# A19- CBLOCK
+3V Plane Near Chipset 49
A20- CSTOP
74 VCCD1# A_CDEVSEL# 50
VCCD1# VCCD0# A21- CDEVSEL
73 VCCCB 51
VCCD0# VCC
14 72 VPPD1 AVPP 52
C450 C511 C459 C491 C482 C495 C461 C478 C460 C512 VCC5 VPPD1 VPPD0 A_CTRDY# VPP2
86 71 53
10U_8 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4 VCC4 VPPD0 A_CFRAME# A22- CTRDY
102 54
VCC3 A_CAD17 A23- CFRAME
122 55
VCC2 A_CAD19 A24- CAD17
138 56
VCC1 A_CVS2# A25- CAD19
57
A_CRST# NC - CVS2
30 58
+3V PCI_VCC4 A_CCD2# A_CSERR# RESET-CRST
50 137 59
PCI_VCC3 CCD2# A_CCD1# A_CREQ# WAIT-CSERR
75 60
CCD1# A_CVS2# A_CC/BE3# INPACK-CREQ
117 61
CVS2 A_CVS1# A_CAUDIO REG- CCBE3
131 62
CVS1 BVD2,SP-CAUDIO
2
Q11 A_CSTSCHG 63
A_CAD28 BVD1,STSCHG-C*
6 64
GND1 A_CAD30 D8 - CAD28
22 65
R208 GND2 C483 C496 C510 C479 A_CAD31 D9 - CAD30
42 66
PCM_PME# 10K_6 GND3 100P_4100P_4100P_4100P_4 A_CCD2# D10- CAD31
1 3 LAN_PME# (15,23) 58 67
GND4 CD2- CCD2
78 68
GND
GND
GND
GND
GND
GND
*DTC144EU GND5 GND
94
GND6
114 126 VCCCB
GND7 VCCCB1 SANTA-1306-68P
130 90
69
70
71
72
73
74
PCLK_PCM GND8 VCCCB2 C487 C515 C514
A A
.1U_4 .1U_4 10U_8

R340
Near Chipset
Near Chipset 47_6

PROJECT : BL3
C449 EMI solution
CBS 5
15P_6
4 3 2
Size
Date:
Document Number
PCMCIA(CB1410) -OPTION
Friday, May 26, 2006 Sheet
1
16 of 31
Rev
2B

1 2 3 4 5 6 7 8
ID Select
Interrupt Pin
Request Indicate : REQ1#
: AD20
: INTG# , INTH#
+3V
C334 C341 C343 C332

+5V
C333 C342
USB
Grant Indicate : GNT1# U2
.1U_4 .1U_4 G545B2RD1U
.1U_4 .1U_4 .1U_4 .1U_4 +5VSUS 2 8 USBPWR0
IN1 OUT3
A MINI-PCI 3 IN2 OUT2 7 A
OUT1 6
A-Test issue(Item8,9) USB_LEFT 4
(23) USB_LEFT EN#
CN18 1
Wireless can not work and LED abnormal FOX_MINIPCI_H7.95 9
GND
5 R94 *6.34K/F_6
GND-C OC#
1 TIP RING 2
D34 MTW355 +3V 3 4 +3V
LAN1 LAN2
(23,24) WIRELESS_SW# 1 2 5 LAN3 LAN4 6
7 LAN5 LAN6 8
D35 MTW355 9 10
LAN7 LAN8
(23) RF_EN 1 2 11 12 CN13
LED_GP LED_YP
6
13 LED_GN LED_YN 14
15 NC1 NC2 16
17 18 USBPWR0
(11) INTH# -INTB +5V +5V 4
19 20 BUSBP2-
+3V -INTA INTG# (11) C191 100U/6.3V-3528 BUSBP2+ 3
+
21 R(IRQ3) R(IRQ4) 22 2
23 GND +3VAUX 24 +3VSUS 1
PCLK_MINI 25 26
(11,14) PCLK_MINI PCICLK -RST PCIRST# (11,15,16,23)
27 GND +3V 28
5
(11) REQ1# 29 -REQ -GNT 30 GNT1# (11)
31 +3V GND 32
33 34 PME#
(11,14,15,16) AD31 AD31 -PME
(11,14,15,16) AD29 35 AD29 (V) 36
37 38 R401 *0_4 USB_DFHD04MR671
GND AD30 AD30 (11,14,15,16)
B 39 40 B
(11,14,15,16) AD27 AD27 +3V
(11,14,15,16) AD25 41 AD25 AD28 42 AD28 (11,14,15,16)
43 44 L38
(V) AD26 AD26 (11,14,15,16)
45 46 3 4 BUSBP2-
(11,15,16) CBE3# -CBE3 AD24 AD24 (11,14,15,16) (12) USBP2- 3 4
47 48 R228 150_4 AD20 2 1 BUSBP2+
(11,14,15,16) AD23 AD23 IDSEL (12) USBP2+ 2 1
49 GND GND 50
51 52 RFCM1632100M3
(11,15,16) AD21 AD21 AD22 AD22 (11,15,16)
53 54 AD20
(11,15,16) AD19 AD19 AD20 AD20 (11,15,16)
55 GND PAR 56 PAR (11,15,16)
57 58 R402 *0_4
(11,15,16) AD17 AD17 AD18 AD18 (11,15,16)
(11,15,16) CBE2# 59 -CBE2 AD16 60 AD16 (11,15,16)
(11,15,16) IRDY# 61 -IRDY GND 62
63 +3V -FRAME 64 FRAME# (11,15,16)
(11,15,16,23,30) CLKRUN# 65 -CLKRUN -TRDY 66 TRDY# (11,15,16) 02/24 Add 0ohm jumper
67 68 U14
(11,15,16) SERR# -SERR -STOP STOP# (11,15,16)
69 70 +5VSUS G545B2RD1U
GND +3V USBPWR1
(11,15) PERR# 71 -PERR -DEVSEL 72 DEVSEL# (11,15,16) 2 IN1 OUT3 8
(11,15,16) CBE1# 73 -CBE1 GND 74 3 IN2 OUT2 7
(11,15,16) AD14 75 AD14 AD15 76 AD15 (11,15,16) OUT1 6
77 GND AD13 78 AD13 (11,15,16) 4 EN#
(11,15,16) AD12 79 AD12 AD11 80 AD11 (11,15,16) 1 GND
81 82 9 5 R142 *6.34K/F_6
(11,15,16) AD10 AD10 GND GND-C OC#
83 GND AD9 84 AD9 (11,15,16)
C (11,15,16) AD8 85 AD8 -CBE0 86 CBE0# (11,15,16) C
(11,15,16) AD7 87 AD7 +3V 88
89 +3V AD6 90 AD6 (11,15,16)
(11,15,16) AD5 91 AD5 AD4 92 AD4 (11,15,16)
93 (V) AD2 94 AD2 (11,15,16)
(11,15,16) AD3 95 AD3 AD0 96 AD0 (11,15,16)
+5V 97 +5V (V) 98
(11,15,16) AD1 99 AD1 SERIRQ 100 SERIRQ (11,16,23,30)
RP10 *0X4_4 101 102 CN14
RLAD0 GND GND
8 7 103 104
6
(11,23,30) LAD0/FWH0 SYNC M66EN
6 5 RLAD1 105 106 RLDRQ# R226 *0-4 C444
(11,23,30) LAD1/FWH1 SDIN0 SDOUT LDRQ#0 (11,30)
+
4 3 RLAD2 107 108 SDIN1_MINI 100U/6.3V-3528 USBPWR1
(11,23,30) LAD2/FWH2 BITCLK SDIN1 4
2 1 RLAD3 109 110 RKBSMI# R224 *0-4 R376 0_6
(11,23,30) LAD3/FWH3 -AC_PRIMARY -RESET KBSMI# (12,23) (12) USBP3- 3
*0-4 RLFRAME# 111 112 R400 0_6
(11,23,30) LFRAME#/FWH4 BEEP -MPCICACK (12) USBP3+ 2
R234 113 114
R233 *0-4 RLRESET# AGND AGND RRPCLK_SIO R223 *0-4 1
(4,5,11,18,30) ALINK_RST# 115 +MIC +SPK 116 PCLK_SIO (11,14,30)
117 -MIC -SPK 118
5
119 AGND AGND 120
121 -RI NC4 122
+5V
123 +5VA +3VAUX 124 +3VSUS 4Pin connector
GND
GND
+3VSUS +3VSUS
125
126
D R225 R227 D
<OrgName>
MPC PCLK_MINI
PCLK_SIO
R229
R222
*22_4
*22_4
C335
C331
*10P_4
*10P_4 SDIN1_MINI
*4.7K_4
PME#
4.7K_4 <OrgAddr1>
<OrgAddr2>
<OrgAddr3>
<OrgAddr4>

PROJECT : BL3
Rev
MINI PCI,USB 2B

1 2 3 4 5 6 7 8

1 2 3 4
ODD CONN
CN12
AOP-CDR-CONN-50P +5V +3V
(13) SDD[0..15] SDD8
1 2
2
SDD9
SDD10 -RST_RBAY0 3 4 SDD8 R298 Q20
SDD11 SDD7 5 6 SDD9
SDD12 SDD6 7 8 SDD10 *10K_4
A SDD13 SDD5 9 10 SDD11 -RST_RBAY0 R300 330_4 A
11 12 1 3 ALINK_RST# (4,5,11,17,30)
SDD14 SDD4 SDD12 *DTC144EU
SDD15 SDD3 13 14 SDD13 R299 0_4
SDD0 SDD2 15 16 SDD14
SDD1 SDD1 17 18 SDD15
SDD2 SDD0 19 20 SDDREQ
21 22 SDDREQ (13)
SDD3 SDIOR#
23 24 SDIOR# (13)
SDD4 SDIOW#
(13) SDIOW# 25 26
SDD5 SDIORDY SDDACK#
(13) SDIORDY 27 28 SDDACK# (13)
SDD6 IRQ15
SDD7 (13) IRQ15 SDA1 29 30 +5V
(13) SDA1 31 32
SDA0 SDA2
(13) SDA0 33 34 SDA2 (13)
SDCS1# SDCS3#
(13) SDCS1# 35 36 SDCS3# (13)
CDLED#
(24) IDELED# 37 38
+5V 39 40 +5V
41 42 R287 *10K_4 IRQ15 C405 C409 C408 C410 C407
43 44 +3V
RCSEL_R 45 46 150U/6.3V_7343 1000P_4 .1U_4 .1U_4 .1U_4
R286 10K_4 CDLED# 47 48 SDDREQ R289 *5.6K_4
51
52
B +5V 49 50 B
R266
51
52
SDD7 R296 *10K_4
1/26 Fix ODD can't boot bug. 470_4
SATA HDD CONN

CN16
+3V
GND23 23
GND1 1
2 SATA_TXP0 (13) C484 C480 C486
RXP
RXN 3 SATA_TXN0 (13)
C 4 4.7U/10V_8 4.7U/10V_8 .1U_4 C
GND2 SATA_RXN0_C C500 .01U_4
TXN 5 SATA_RX0-_C (13)
6 SATA_RXP0_C C499 .01U_4
TXP SATA_RX0+_C (13)
GND3 7
8 +3.3VSATA R356 0_8 +3V

3.3V
3.3V 9
10 C492 C488 C494
3.3V +5V
GND 11
12 4.7U/10V_8 4.7U/10V_8 .1U_4
GND
GND 13
5V 14
15 C470 C468 C457
5V HDD_VDD_SATA R351 0_8
5V 16 +5V
17 4.7U/10V_8 4.7U/10V_8 .1U_4
GND C473 C477 C471
RSVD 18
GND 19
20 4.7U/10V_8 4.7U/10V_8 .1U_4
12V
12V 21
D 22 D
12V PROJECT : BL3
GND24 24
IDE SA@Serial_ATA
Size
Date:
Document Number
HDD & CDROM
Sheet 18 of 31
Rev
2B
1 2 3 4

1 2 3 4 5 6 7 8
VREFOUT_R
VDDA GPIO_MUTE# VDDA L18 +5V

VREFOUT_L VDDA
A TI321611U330_1206 A
VDDA C550 C533 C532 C552
1
R386 *10K_4 C339 C340
AC97_VREF 10U/10V_8 .1U/10V_4 .1U/10V_4
1000P/50V_4 10U/10V_8 .1U/10V_4
(20) AOUTL
2
1
C540
(20) AOUTR
10U/10V_8 AUDGND
36
35
34
33
32
31
30
29
28
27
26
25
2
U21
VREF
FRONT-R
FRONT-L
NC
MIC1-VREFO-R
NC
MIC1-VREFO-L
AVSS1
AVDD1
Sense B
LINE2-VREFO
MIC2-VREFO
AUDGND AUDGND
2/9 For Vista

37 NC LINE1-R 24
VDDA 38 AVDD2 LINE1-L 23

+3V
39 22 MIC1-R
(20) AOUT-EXT-L SURR-L MIC1-R
5
1 U19
(16) PCMSPK
AUDGND R244 20K/F_6 40 21 MIC1-L 4 R369 2.2K_6 BEEP
JDREF/NC MIC1-L
(12) PCSPK 2
41 20 C522 *.1U/10V_4 AUDGND R373 C534
(20) AOUT-EXT-R
3
SURR-R CD-R SN74LVC1G86DCKR
B B
AUDGND 42 19 C523 *.1U/10V_4 AUDGND 2.2K_6 .01U/16V_4
AVSS2 ALC861(ALC883) CD-GND
R243 *0_4 43 18 C518 *.1U/10V_4 AUDGND
(20) CODAC_MUTE# CENTER-(Port-G-L) CD-L
44 17 C519 *.1U/10V_4 AUDGND
R242 LFE (Port-G-R) MIC2-R
10K_4 45 16 C524 *.1U/10V_4 AUDGND
SIDESURR-L (Port-H-L) MIC2-L
46 15 C525 *.1U/10V_4 AUDGND
SIDESURR-R (Port-H-R) LINE2-R
A-Test
47 14 C526 *.1U/10V_4 AUDGND
NC LINE2-L SMTissue
R394 20K/F_6 MIC1-JD Change
SDATA-OUT
48 SPDIFO Sense A 13
GPIO_MUTE# R384 *0_4
SDATA-IN Footprint same
PCBEEP
RESET#
BIT-CLK
R393 39.2K/F_6 VREFOUT_L

DVDD1
DVDD2
DVSS1
DVSS2
HP-JD (20)
BL1
SYNC
GPIO-verD-_MUTE# R395 0_4 R461 *10K_4 +3V R239
NC
NC
2/9 For Vista

2/9 For ALC861 verD modify 4.7K_4 CN8
1
10
11
12
1 7
A-Test issue(Item5) C536 1U/10V_6 BEEP MIC1-L C355 1U/10V_6 MIC-L L20 0_6 MIC_L 2
6
C
U21 Change to version D GPIO-verD-_MUTE# MIC1-R C354 1U/10V_6 MIC-R L19 0_6 MIC_R 3 C
CD_RESET# (12)
must use pin2 as mute +3V
CD_SYNC (12) 4
R381 33_4 8
pin CD_SDIN0 (12) R238
MIC1-JD 5
AC_BITCLKA R382 10_4 4.7K_4 MIC_DFPJ06MS310
CD_BITCLKA (12)
C543
CD_SDOUTA (12)
+3V VREFOUT_R C544
*47P_4
C542 *47P_4
+3V
10P_4
AUDGND AUDGND AUDGND
C539 C357 C553 C527
.1U/10V_4
.1U/10V_4
.01U/16V_4
10U/10V_8
Normal Open Jack
D D
PROJECT : BL3
ADO Size
Date:
Document Number

REALTEK ALC861
Sheet 19 of 31
Rev
2B
1 2 3 4 5 6 7 8

5 4 3 2 1
AVDD_5V AVDD_5V
EMI
+5V AVDD_5V AUDGND R370 0_6
R235 0_8
R364 0_6
C337 C344 C352 C520 C545 C549
R365 0_6
.1U/16V_4 10U/10V_8 .1U/10V_4 10U/10V_8 .1U/10V_4 10U/10V_8
D Modify RVDD & GND Circuit D
AUDGND
AUDGND AUDGND
SPEAKER CON.
14
15
23
U20
6
8
R241 0_6
C529 2.2U/10V_8 AOUL_G1432 R374 12K_6 1 20
LVDD
GND
RVDD
NC
NC
NC
(19) AOUTL LIN1 VOL R367 0_6
C551 2.2U/10V_8 AOUR_G1432 R387 12K_6 18 C346 C348 AUDGND
(19) AOUTR RIN1
INSPKL+ R379 15K_4 2 13 AUDGND *47P_4 *47P_4 CN5
C538 330P_4 LIN2 IN1/IN2
17 RIN2 6
INSPKR+ R385 15K_4 19 INSPKR+ L45 0_6 INSPKR+N AUDGND
C541 330P_4 ROUT+ INSPKR- L43 0_6 INSPKR-N 4
ROUT- 12 3
24 INSPKL+ L46 0_6 INSPKL+N
C548 4.7U/10V_8 LOUT+ INSPKL- L44 0_6 INSPKL-N 2 C516 .01U/16V_4
16 RBYPASS LOUT- 7 1
AUDGND C528 4.7U/10V_8 3 LBYPASS C347 C345 5 C517 .01U/16V_4
THRMPAD
R_L_SPEAKERS
GND/HS
GND/HS
GND/HS
GND/HS
AUDGND R237 0_4 SHDN_G1432 5 *47P_4 *47P_4
SHDN AUDGND
+5V R240 10K_4 MUTE 11 AUDGND
MUTE
3
AUDGND AUDGND
C G1432 C
A-Test
25
22
21
10
9
+3V
MUTE# 2 SMTissue
Q12 Change
U26
5
1 2N7002
(19) CODAC_MUTE# Footprint same
4 R267 *10K_4 +3V
AUDGND
AUDGND
(23) AMP_MUTE# 2 A-Test issue(Item6) BL1
1
TC7SH08FU C546
3
HP noise CN7
39P_4
1 7
04/28 Add Gate circuit For "PoPo" Sound issue. HP_L L21 10_6 LINEOUTL 2
+3V AVDD_3V 6
R231 0_8 HP_R L22 10_6 LINEOUTR 3
4
C338 C336 C350 C351 C547
AUDGND
8
39P_4 5
.1U/16V_4 10U/10V_8 .1U/16V_4 10U/10V_8 LIN_DFTJ06MS481
AUDGND
1 3 AUDGND AUDGND
+3V (19) HP-JD
B 04/28 Add Gate circuit For "PoPo" Sound issue. AVDD_3V HEADPHONE B
Q26
C353 .1U/16V_4 C356 *AO3403
2
R236 2.2U/10V_8 A-Test issue(Item6) R368 0_4 HP_S R397 *10K_4 +3V
*10K_4
AUDGND HP noise
15
10
U7
3
U25 HP_S (23)

5
1 R380 20K/F_6INR_G1410 C554 2.2U/10V_8

SVSS
PVSS
SVDD
PVDD
(19) CODAC_MUTE# R460 AOUT-EXT-R (19)

4 SE_CNTL 1 8
SHDNR# INR C531 R378 R375 .047U_4
(23) HP_MUTE# 2 TC7SH08FU 0_4 AUDGND
47P_4 20K_4 2/9 For Vista
Normal Open Jack
3
16 7 HP_R
SHDNL# OUTR
12 C1N INL 4
C349
THRMPAD
2/9 For Vista

2.2U/10V_6 14 5
C1P OUTL
SGND
PGND
NC
NC
R372 20K/F_6INL_G1410 C555 2.2U/10V_8

AOUT-EXT-L (19)
A G1410 A
2
13
17
11
C521 R371 R377 .047U_4

47P_4 20K_4
AUDGND PROJECT : BL3
HP_L
ADO AUDGND
Size
Date:
Document Number

AUDIO AMP(G1432 / G1410)
Sheet 20 of 31
Rev
2B
5 4 3 2 1

5 4 3 2 1
+3.3VSYS
+3V_S5
AFB3
BLM21AG601SN1
D AC13 D
AJ1 10uF_1206
1 GND RSVD 2
(12) CD_SDOUTA_MD 3 AC97_SDATA_OUT RSVD 4
5 GND 3.3V 6
(12) CD_SYNC_MD 7 AC97_SYNC GND 8
(12) CD_SDIN1 9 AC97_SDATA_IN GND 10
(12) CD_RESET#_MD 11 AC97_RESETN AC97_BITCLK 12
13 MT1 MT2 14
*MDC1.5 MODEM MALE
AM1
GND
*MTG_HOLE
+3.3VSYS
C C
AC18
AU1 0.1uF_6
1
7
9
AC15
VDD
VDD
VDD
0.1uF_6
2 SDATA_IN TSEL 14
3 SDATA_OUT
4 SYNC
5 13 GND
BITCLK XFRP P-XFRP (22)
XFRN 12 P-XFRN (22)
6 ASEL
AC17
15 RESET_N LSEL/GPO0 10
*DNP 27pF_6 16
VSS
VSS
GPIO1
AR15 AR13 AR14
GND 100_6 *DNP 10K *DNP 10K_6
8
11
SV92A3_16
B B
(12) CD_BITCLKA_MD GND
AM2
GND
AC-97 Line Select:
*MTG_HOLE -Line 1: DNP R14
-Line 2:
POPULATE R14
Pb
A A
Agere Systems
Holmdel NJ
MDM Agere Systems Proprietary

DRAFT COPY - FOR REVIEW ONLY
Design Engineer: C. Russo
Title
Size
B
DELPHI SV92A3 MDC 1.5 Reference Design
Document Number
DIGITAL INTERFACE
Rev
2B
SUBJECT TO CHANGE
5 4 3 2 1

5 4 3 2 1
2/10 Add RJ11 on MB
3
CN23 AE1
TIPL See FUSE Note, bottom of page.
G1 AFB1 AF1
C556 BLM21AG601SN1 0466005 1
1 1
D AR1 15M 1%_8 D
CN21
2 470P/3KV_1808 AD1 AC1
2 4
3
CMPD2004S AJ2
2 330pF_1808
G2
1 2 1
1
P3100SB 4
RJ11-CON C557 3 ASID1 AC19 1
4
<Manufacturer> GND *DNP 0.012uF_1206 2

Modem Header
470P/3KV_1808 3
2 1
RINGL <Manufacturer>
Modem Header
2
AD2
3
EMI solution AR2 15M 1%_8 CMPD2004S DAA AE2
AC2
AC3 0.047uF_6 AFB2
330pF_1808 BLM21AG601SN1 1
AU2 AR3 100K 1%_6 GND

CSP1040_TSSOP20
1 20 AR10
VDDA TDC
AQ3 AR11 487K, 1%_6
2 VDDD RDC 19
MMBTA42 665K, 1%_6
18 E C
E
C HS1 C
AC9 AQ1
2.2uF_8 3 B
TSTCLK MMBTA92
E
B
6 17
C
SCL HS2
B
DAA 7 AC14
SDA 0.027uF_6 AQ2
11
C
RXAC MMBTA92
CSP1040
K
AC5 DAA AR4 AC4
TSSOP_20 0.015uF_6
AD3
1.5K 1%_6 0.015uF_6 BZT52C43
DAA AR5
A
POLARIS 4.99K 1% 1/4W_1206
RXDC 12
ATX1 DAA
(21) P-XFRP 1 4 4 XFRP
Locate C11, C12 AC6
AC11 AR5A
as close to
3
*DNP 22pF_6 4.99K 1% 1/4W_1206 0.015uF_6 AQ4
digital device as 2 3 5 1
GND XFRN DAA
possible. 4 PHILIPS BCP53-16
C
B P950003 B
2
(21) P-XFRN 14 B Collector Heat Sink Area
LM
AC12 AQ5
E
*DNP 22pF_6 PMBTA06
8 GPIO0
GND AR6
9 GPIO1 LMS 15
340 1%_6
MDM AC7
4700pF_6
AR7
6.8 1%_6
VSS_PAD
ACM 16
10 VSS GYC 13
DAA
FUSE Note:
21
The UL standard UL 1950 dictates the use of a fuse (needed to pass the
Pb
DAA AR8
AC8
M1, 600 V, 40A, 1.5 sec) to prevent component flaming during the 475K 1%_6 0.47uF_6
overvoltage test. Unless one can insure that the modem is in a fire
DAA
enclosure and provide 26 gauge line cord (acts as a fuse), a fusing
A element would be required. A
DAA Agere Systems
Holmdel NJ
Alternatively, if a TNV-1 flame resistant material is used, either as a
Design Engineer: R. Trevino
wrap or cover over the DAA portion of the modem, this could satisfy both Title
overvoltage protection and the separation requirement also contained in DELPHI SV92A3 MDC 1.5 Reference Design
UL 1950. This latter requirement provides isolation such that unearthed Agere Systems Proprietary
parts of the DAA cannot be touched by a test finger or test probe. DRAFT COPY - FOR REVIEW ONLY B CSP1040 DAA 2B
SUBJECT TO CHANGE
5 4 3 2 1

5 4 3 2 1
+3VPCU
+3VPCU VCCRTC
PCLK_591 R207 *22_4 C312 *10P_4 C329 C322 C301 C295 C328
C318 C302
C326 10U/6.3V_8 .1U_4 .1U_4 .1U_4 .1U_4 +3VPCU
+3V U6
.1U_4 .1U_4
C316 .1U_4 MBCLK 6 1
SCL A0
123
136
157
166
161
MBDATA
16
34
45
95
5 2
.1U_4 U4 SDA A1
3
A2
VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
VDD
AVCC
VBAT
7 8
WP VCC
LDRQ#(pin 8) internal is no use GND
4
D D
+3VPCU SERIRQ 7 81 MTEMP AT24C08AN
(11,16,17,30) SERIRQ SERIRQ AD0 MTEMP (28)
8 82 T16
LFRAME#/FWH4 LDRQ AD1 T15
(11,17,30) LFRAME#/FWH4 9 83
R209 LAD0/FWH0 LFRAME AD2 T17
(11,17,30) LAD0/FWH0 15
LAD0 AD3
84 1/26 Add Wireless SW and LED Function.
LAD1/FWH1 14 Host interface 87 WIRELESS_SW#
(11,17,30) LAD1/FWH1 LAD1 IOPE0AD4 WIRELESS_SW# (17,24)
LAD2/FWH2 13 88
(11,17,30) LAD2/FWH2 LAD2 IOPE1/AD5
470K_4 LAD3/FWH3 10 89 SUSC#
(11,17,30) LAD3/FWH3 LAD3 IOPE2/AD6 SUSC# (12) +3VPCU
D15 MTW355 PCLK_591 18 AD Input 90 HWPG_591
(11,14) PCLK_591 LCLK IOPE3/AD7
2 1 19 93
KBSMI# D14 2 LREST DP/AD8 MBCLK
(12,17) KBSMI# 1 MTW355 22 94 R219 4.7K_4
SWI# D13 2 SMI DN/AD9
(12) SWI# 1 *MTW355 23
PWUREQ CC-SET MBDATA R220 4.7K_4
99 CC-SET (28)
DA0 CV-SET
100 CV-SET (28)
SCI# D10 2 DA output DA1
(12) SCI# 1 MTW355 31 101 CONTRAST
CONTRAST (10)
+3V
IOPD3/ECSCI DA2 VFAN
102 VFAN (24)
R218 *0_6 DA3
GATEA20 D16 2 1 MTW355 5 32 USB_LEFT WIRELESS_SW# R350 4.7K_4
(12) GATEA20 GA20/IOPB5 IOPA0/PWM0 USB_LEFT (17)
6 33 USB_RIGHT
KBRST/IOPB6 IOPA1/PWM1 T27
RCIN# D17 2 1 MTW355 36
(12) RCIN# PWM IOPA2/PWM2 HP_MUTE# (20)
IOPA3/PWM3
37 AMP_MUTE# (20) Should have a 0.1uF capacitor close to every
MX0 71 or PORTA 38 BT1# GND-VCC pair + one larger cap on the supply.
(24) MX0 KBSIN0 IOPA4/PWM4 T24
MX1 72 39 BT2#
MX2 73 40 BT3#
(24) MX2 KBSIN2 IOPA6/PWM6 T22 +3VPCU
MX3 74 43 BT4#
MX4 77
(24) MX4 KBSIN4
MX5 78 153 ENV1 R210 10K_4
(24) MX5 KBSIN5 IOPB0/URXD
MX6 79 154 TX_551
(24) MX6 KBSIN6 IOPB1/UTXD
MX7 80 Key matrix scan 162 T68
(24) MX7 KBSIN7 IOPB2/USCLK
163 MBCLK BADDR0 R211 10K_4
IOPB3/SCL1 MBCLK (2,28)
MY0 49 PORTB 164 MBDATA
(24) MY0 KBSOUT0 IOPB4/SDA1 MBDATA (2,28)
MY1 50 165 PCIRST#
(24) MY1 KBSOUT1 IOPB7/RING/PFAIL PCIRST# (11,15,16,17)
MY2 51 BADDR1 R213 *10K_4
(24) MY2 KBSOUT2
MY3 52 168
(24) MY3 KBSOUT3 IOPC0
MY4 53 169 HP_S
(24) MY4 KBSOUT4 IOPC1/SCL2 HP_S (20)
C MY5 56 170 D18 MTW355 SHBM R215 10K_4 C
(24) MY5 KBSOUT5 IOPC2/SDA2
MY6 57 171 1 2 SHBM=1: Enable shared memory with host BIOS
(24) MY6 KBSOUT6 IOPC3/TA1 DNBSWON# (12)
MY7 58 PORTC 172 FANSIG
(24) MY7 KBSOUT7 IOPC4/TB1/EXWINT22 FANSIG (24)
MY8 59 175 EC_FPBACK# I/O Address
(24) MY8 KBSOUT8 IOPC5/TA2 EC_FPBACK# (10)
MY9 60 176 LID591# BADDR1-0 Index Data
(24) MY9 KBSOUT9 IOPC6/TB2/EXWINT23 LID591# (10)
MY10 61 1 PWROK_1 R217 0_6 0 0 2E 2F
(24) MY10 KBSOUT10 IOPC7/CLKOUT PWROK (2,6,12)
MY11 64 0 1 4E 4F
(24) MY11 KBSOUT11
MY12 65 26 HOLD# T70 1 0 (HCFGBAH, HCFGBAL) (HCFGBAH, HCFGBAL)+1
(24) MY12 KBSOUT12 IOPD0/RI1/EXWINT20
MY13 66 PORTD-1 29 ACIN 1 1 XOR test mode
(24) MY13 KBSOUT13 IOPD1/RI2/EXWINT21 ACIN (28)
MY14 67 30 591_PME#
(24) MY14 KBSOUT14 IOPD2/EXWINT24
MY15 68
(24) MY15 KBSOUT15
2 NBSWON#
IOPE4/SWIN SUSB#
T25 105 44 SUSB# (12,16)
TINT PORTE IOPE5/EXWINT40
T28 106 24 T30
TCK IOPE6/LPCPD/EXWIN45 CLKRUN#
T29 107 25 CLKRUN# (11,15,16,17,30)
TDO JTAG debug port IOPE7/CLKRUN/EXWINT46 SW1
T32 108
TDI ENV0
T31 109 124
TMS IOPH0/A0/ENV0 ENV1 NBSWON#
125 1 3
IOPH1/A1/ENV1 BADDR0
T33 110 126 2 4
PSCLK1/IOPF0 IOPH2/A2/BADDR0 BADDR1
T34 111 127
PSDAT1/IOPF1 IOPH3/A3/BADDR1 TRIS C325
T35 114 128
PSCLK2/IOPF2 PORTH IOPH4/A4/TRIS SHBM 560P_4
T36 115 131
TBCLK PSDAT2/IOPF3 PS2 interface IOPH5/A5/SHBM A6
(24) TBCLK 116 132
TBDATA PSCLK3/IOPF4 IOPH6/A6 A7
(24) TBDATA 117 133
CAPSLED# PSDAT3/IOPF5 IOPH7/A7
T37 118
NUMLED# PSCLK4/IOPF6 D0
T38 119 138
PSDAT4/IOPF7 IOPI0/D0 D1
139
IOPI1/D1 D2
140
IOPI2/D2 D3
141
591_32KX1 PORTI IOPI3/D3 D4
158 144
32KX1/32KCLKOUT IOPI4/D4 D5
145
R221 20M_6 591_32KX2 IOPI5/D5 D6
160 146
32KX2 IOPI6/D6 D7
147
IOPI7/D7
4 1 R216 121K/F_6 150 RD#
PORTJ-1 IOPJ0/RD WR# U17
B 3 2 151 U23 B
IOPJ1/WR0 D0 ENV0 D0 +3VPCU
12 13 21 25
Y5 A0 D0 D1 ENV1 A0 D0 D1
152 11 14 20 26
32.768KHZ SELIO A1 D1 D2 BADDR0 A1 D1 D2
10 15 19 27
C330 C327 M/A# T21 A2 D2 D3 BADDR1 A2 D2 D3 R398
62 41 9 17 18 28
IOPJ2/BST0 IOPD4 CELL-SET A3 D3 D4 TRIS A3 D3 D4
(5,10) NB_PWRGD 63 42 CELL-SET (28) 8 18 17 32
10P_4 10P_4 IOPJ3/BST1 PORTD-2 IOPD5 D/C# A4 D4 D5 SHBM A4 D4 D5 10K_4
(24) BATLED1# 69 54 D/C# (28) 7 19 16 33
IOPJ4/BST2 PORTJ-2 IOPD6 BL/C# A5 D5 D6 A6 A5 D5 D6
(24) BATLED0# 70 55 6 20 15 34
IOPJ5/PFS IOPD7 T19 A6 D6 D7 A7 A6 D6 D7
(24) PWRLED# 75 5 21 14 35
IOPJ6/PLI A8 A7 D7 A8 A7 D7
(24) SUSLED# 76 143 27 8
IOPJ7/BRKL_RSTO IOPK0/A8 A9 A8 A9 A8 VCC1_PWROK
142 26 7 10
IOPK1/A9 A10 A9 A18 A10 A9 RESET#/NC
(17) RF_EN 148 135 23 1 36 12 T26
IOPM0/D8 PORTK IOPK2/A10 A11 A10 VPP A11 A10 RY/BY#/NC
149 134 25 6 29
1
IOPM1/D9 IOPK3/A11 A12 A11 A12 A11 NC1 C558
(12) RSMRST# 155 130 4 5 38
LAN_ON IOPM2/D10 PORTM IOPK4/A12 A13 A12 A13 A12 NC2 .1U-10V_4
(26) LAN_ON 156 129 28 4 11
VRON IOPM3/D11 IOPK5/A13/BE0 A14 A13 A14 A13 NC3
(25) VRON 3 121 29 3
2
MAINON IOPM4/D12 IOPK6/A14/BE1 A15 A14 +3VPCU A15 A14 +3VPCU
(26,27,29) MAINON 4 120 3 2 31
SUSON IOPM5/D13 IOPK7/A15/CBRD A15 A16 A15 VCC
(26,27) SUSON 27 2 1 30
S5_ON IOPM6/D14 A16 A16 A17 A16 VCC
(26,29) S5_ON 28 113 30 32 40
IOPM7/D15 IOPL0/A16 A17 A17 VCC A18 A17
112 13
CS# PORTL IOPL1/A17 A18 CS# C502 A19 A18
173 104 22 37
SEL0 IOPL2/A18 A19 RD# CE# A19
174 103 24 23
SEL1 IOPL3/A19 WR# OE# .1U_4 CS# GND
47 48 T18 31 16 22 39
CLK IOPL4/WR1 WE# GND RD# CE# GND
24
*PLCC32 WR# OE#
9
WE#
AGND
GND1
GND2
GND3
GND4
GND5
GND6
GND7
NC10
NC1
NC2
NC3
NC4
NC5
NC6
NC7
NC8
NC9
+3V
PC87541
AMD-29LV081B/ST Micro M29W008AB/SST39VF080
FWH
17
35
46
122
159
167
137
96
11
12
20
21
85
86
91
92
97
98
R198 ADD 1M Flash ROM For Vista
10K_6 C308
A
0303 Chi Yi modify 1U_6 FOR 97551 ONLY A
MTW355 1 2 D32
(29) +1.05V_PGD
CN17 +3VPCU
+3V_S5 +3VPCU 5
MTW355 1
(26) HWPG_SYS 1 2 D8
2 TX_551
3
4 PROJECT : BL3
2
R202 R199
MTW355 HWPG_591 6
(27) HWPG_1.2V/1.8SUS 1 2 D9 C490
KBC (2,25) IMVP_PWRGD MTW355 1 2 D7 (15,16) LAN_PME#

*4.7K_4
1
Q9
3
PDTC143TT
*4.7K_4
591_PME#
*551_DEBUG
*1000P_4
Size
Date:
Document Number
PC97541 & FLASH
Sheet 23 of 31
Rev
2B
5 4 3 2 1

5 4 3 2 1
CN3 +3VPCU
INT K/B
27 CA1 100PX4 CA5 100PX4
FAN CONTROL +3V
RP8
MX0 MX7 10 1 MX3 MY4 1 2 1 2 MY5
(23) MX0 25 +5V +5V
MX1 MX6 MY8 9 2 MX7 MY3 3 4 3 4 MY6
(23) MX1 24
MX2 MX5 MY7 8 3 MY9 MX4 5 6 5 6 MY7 R268
(23) MX2 23
MX3 MY0 MY6 7 4 MX2 MY2 7 8 7 8 MY8
(23) MX3 22
MX4 MY1 MY5 6 5
(23) MX4 21
MX5 MY2
(23) MX5 20
MX6 MX4 10KX8_1206 C400 10K_6
(23) MX6 19 (23) FANSIG
MX7 MY3 CA3 100PX4 CA2 100PX4 R265
(23) MX7 18
MY4 RP7 MY15 1 2 1 2 MX3 2.2U_6
MY15 MY5 17 MY12 MY14 MX7
D (23) MY15 10 1 3 4 3 4 CN11 D
MY14 MY6 16 MX0 MY13 MY13 MY9 U10
(23) MY14
MY13 MY7 15 MY11
9
8
2
3 MY14 MY12
5
7
6
8
5
7
6
8 MX2 10K_6 2 3
30 MIL FAN_PWR 4
(23) MY13 14 VIN VO 1
MY12 MY8 MY10 7 4 MY15 5
(23) MY12 13 GND 2
MY11 MX3 MX1 6 5 1 6
(23) MY11 12 (2) FAN_FULL_RUN# /FON GND 3
MY10 MY9 7 C401 C404
(23) MY10 11 GND 5
MY9 MX2 10KX8_1206 CA6 100PX4 CA4 100PX4 4 8
(23) MY9 10 (23) VFAN VSET GND
MY8 MX1 MX0 1 2 1 2 MX6 2.2U_6 FAN-CONN
(23) MY8 9
MY7 MY10 RP9 MY11 3 4 3 4 MX5 G995 *.01U_4
(23) MY7 8
MY6 MY11 10 1 MY2 MY10 5 6 5 6 MY0 1/20 For Hardware thermal protect!
(23) MY6 7
MY5 MX0 MY1 9 2 MX4 MX1 7 8 7 8 MY1
(23) MY5 6
MY4 MY12 MY0 8 3 MY3 1/20 change to 3pin connector
(23) MY4 5
MY3 MY13 MX5 7 4 MY4 EMI solution
(23) MY3 4
MY2 MY14 MX6 6 5
(23) MY2 3
MY1 MY15
(23) MY1 2
MY0 10KX8_1206
(23) MY0 1
26
KB_DFFC25FR029
A-Test issue
CN3 Change same as BL1
KBC THM
+1.8V
C TOUCH PAD ON BOARD LED EMI solution
C605 C606 C607

C
20 MIL .1U_4 .1U_4 .1U_4

+3VPCU
L37 BK2125HS330_8 C406 .1U_4

+5V
R388 330_4 -BATLED0 +3VPCU
BATLED0# (23)
R389 330_4 -BATLED1
BATLED1# (23)
LED2
LED_G/Y_LTST-C155KGJSKT
C608 C609
R282 R283 CN2
10K_4 10K_4 .1U_4 .1U_4
R390 330_4 -PWRLED
8 PWRLED# (23)
+5V_TP
L35 BK1608LL121_6 TP_DATA 6 R391 330_4 -SUSLED
(23) TBDATA 5 SUSLED# (23) +5VSUS
L36 TP_CLK LED1
(23) TBCLK BK1608LL121_6 4 LED_G/Y_LTST-C155KGJSKT
3
C420 C421 2
1
7 C610 C611 C612 C613
*.1U_4 *.1U_4 +3V
88058-6
B .1U_4 .1U_4 .1U_4 .1U_4 B
R399
10K_4 2 1 IDELED# IDELED# (18)

WIRELESS_SW# (17,23) +3V
D28 D29 MTW355
*DA204U
+5V_TP 2 1 HDDLED#
1 +5V D30 MTW355 HDDLED# (13)
TP_DATA R404
3 R392 C614 C615 C616 C617
+3V
2 0_6 .1U_4 .1U_4 .1U_4 .1U_4
1K_4
Q24
3
PDTC143TT Q22
D27 IDE_LED# +5V +3VSUS
*DA204U 2 1/26 Fix ODD can't boot bug.
+5V_TP MMBT3906
1
TP_CLK
1
3 C618 C619 C620

R383
2 .1U_4 .1U_4 .1U_4
150_4
LED3
A-Test issue(Item8,9) IDE_LED 2 1

A A
Wireless can not work and LED abnormal
LED_G_LTST-C190TGKT
PROJECT : BL3
TPD 5 4 3 2
Size
Date:
Document Number
T/P,FAN,SWITCH,LED,K/B
1
Sheet 24 of 31
Rev
2B

1
8736VCC +5VPCU
+1.05V
VIN_8736_1 VIN
PL502
BLM21PG220SN1D(22 6A)
2 1 CPU_VID0 PR502
PR501 10_6
*100K_4
2 1 CPU_VID1
1
PR503 PC501 PC502
*100K_4 2.2U_8 2.2U_8 PD501 PC503
21
30
change P/N and PCB Footprint +
2 1 CPU_VID2 <Voltage> <Voltage> SW1010CPT PC578 PC579 .1U_6
PR504 PR505 .1U_6 2200p_4 <Voltage>
VCC
VDD
2
*100K_4 178K/F_6 <Voltage> <Voltage>
2 1 CPU_VID3 8736_OSC 14 25 8736_BST1
2 1 8736_BST1_1
PR517 OSC BST1
*100K_4 PR506 0_6 PC508 PC504
5
2 1 CPU_VID4 8736_TIME 15 PC507 PQ502 .1U_8 .1U_6 PC516 PC506
PR507 PR508 TIME .22U_6 NTMFS4707N <Voltage> 10U/X6S-25V_1210 470U/25V PC505 PC517
EMI solution
*100K_4 71.5K/F_6 <Voltage> PC509 PC510 10U/X6S-25V_1210 10U/X6S-25V_1210
2 1 CPU_VID5 8736_CCV 17 27 8736_DH1 2 1 8736_DH1_1 4
PR518 PC518 CCV DH1 2200P_4 2200P_4
*100K_4 2200P_4 PR509 0_6
1
2
3
2 1 CPU_VID6 8736_ILIM16 VCC_CORE
PR510 PR511 ILIM
*100K_4 510K_4
8736_REF 19
REF 8736_LX1
26 VCC_CORE (3)
PC511 LX1
36A
.22U_6 8736_TRC
18 PL503
TRC
1
<Voltage> PR512 0.5UH
1
2K/F_6 PQ501 PQ503 + + + + +
34 NTMFS4108N NTMFS4108N PD502
(3) CPU_VID0 D0
SSM24PT-LF PC512
2
35 32 8736_DL1 4 4 .1U/10V_4 PC513
(3) CPU_VID1 D1 DL1 .01U_6
2
36
1
2
3
1
2
3
(3) CPU_VID2 D2
37 PC524
(3) CPU_VID3 D3 *100P_4
38 PC519 PC521 PC523
(3) CPU_VID4 D4
31 470U-2V_7343 PC520 *470U-2V_7343 PC522 470U-2V_7343
PGND 470U-2V_7343 470U-2V_7343
(3) CPU_VID5 39
D5
(3) CPU_VID6 40
D6 8736_CSP1
6
CSP1 PR514 NTC 10K_6-B4.25K PR519
PR513 8736EN 4 PC525 8736_PN1 3.4K/F_6
(23) VRON SHDN 8736_CSN1
100K_4 5 .22U_4
CSN1 PR520 5.23K/F_6
PC514 PR515 0_4
100P_4 PC515
4700P_4
DRSKP# PR516 *0_4 33
DRSKP# DRSKP
28
A PWM2 A
PR521
*100K_4 8736_DRSKP# 8 8736_CSP2
CSP2 8736VCC
PR524 0_48736_DPRSLPVR
3 PR522 0_4
(2,11) DPRSLPVR DPRSLPVR
7
CSN2
PR523
*100K_4
+3V PR527 0_48736_PSI#

2
(2) H_PSI# PSI
29
PWM3
PR526
PR525 *100K_4 10 8736_CSP3
1.91K/F_4 CSP3 8736VCC
PR529 0_48736_IMVPOK
24 PR528 0_4
(2,23) IMVP_PWRGD IMVPOK
9
CSN3
PR530
100K_4
PR531 0_48736_CLKEN#
1 PR533 *100_4
(4) CLK_EN# CLKEN 8736_GNDS
11
GNDS PR532
PC526 10_4
PR534
*100K_4 20 1000P_6 PR535
GND VSSSENSE (3)
PR536 0_48736_VR_HOT#
22 *27.4_4
(2,12) PROCHOT# VR_HOT VCCSENSE (3)
PR537
PC527 13 8736_VPS PR538 *100_4
*100P_4 VPS
VCC_CORE
15.8K/F_4 PR542
8736_THRM 23 12 8736_FBS
PR539 THRM FBS
1K_4 MAX8736ETL+ 10_4
PU501 PC529
PR540 PC528 1000P_6 PR541
*10K_6 100P_4 *27.4_4
CPU CORE
PROJECT : BL3
VCORE (MAX8736) 2B

1

5 4 3 2 1
PC530 PR543 VIN1999 VIN1999-3

*100P *6.81K/F PD503 PR544
2 1 1 2 VIN
1
4.7-LF PL504
1
ZD5.6V PC532 HI0805R800R_8_5A
PC531 .1U/50V_6 PC533
2
PR545 .1U/50V_6 .1U/50V_6
1
0_6 PR546
D1
D1
S2
G2
12K-LF
PC534 PC535
D PR547 *10U/25V_1206 10U/25V-X7R_T2 D
PQ504
(2) THERM_SYS_PWR
AO4912
0_6
S1/D2
G1
BOM modify fro A-test SAP BOM error.And stuff at A-TEST
PL505
8
2 1 1.5uH-MSCDR1-104R
PC536 .22U/25V 1999LX3
+3VPCU
VL 1999DH3
1
PR549
1999DL3 + + PC538
.1U/50V_6
PC539
PR548 100K/F_6
2
47/F_6
PC542
1U/16V_6 .1U/50V_6 PC537 PC540 PC541
*560U/4V 560U/4V 10U/10V/X5R_8
1999VCC 17 22
VCC OUT3
REF2V REF2V 8 26 VIN1999-5
PC543 1U/16V_6 REF DH3
ILIM3 5 27 PL506
ILIM3 LX3 VIN
HI0805R800R_8_5A
ILIM5 11 28 1999BST3
PR550 PR551 ILIM5 BST3
10K/F_6 10K/F_6 7 24 PC544 PC545 PC546
FB3 DL3
1
VL 2 .1U/50V_6 10U/25V-X7R_T2 10U/25V-X7R_T2
D1
D1
S2
G2
ILIM3 ILIM5 +3VPCU VL 9 6
FB5 SHDN PD504
3
PR556 0_6 3VON 3 20 VIN1999 DAP202U
ON3 V+ PQ505
1
1
PR552 PR553 PR555 0_6 5VON 4 18 SI4914DY
ON5 LDO5
S1/D2
C 100K/F_6 100K/F_6 C
PR554 23 10 PC547
C547
G1
GND PRO
2P
100K/F_6 4.7U/10V/X5R_8 PC548
1999VCC 12 19 .1U/50V_6
8
PR557 *0_6 SKIP DL5
PR558 0_6 2 14 1999BST5 PL507
(23) HWPG_SYS PGOOD BST5 3R8UH
1 15 1999LX5
N.C. LX5 +5VPCU +5VPCU
PC549 1U/16V_6 25 16 1999DH5
1
PR559 LDO3 DH5
1999VCC 13 21 +
TON OUT5 PC552
0_6
PU502 .1U/50V_6
5
MAX8734
+3VPCU 15V
PC550 PC551
390U/6.3V_8X6 10U/10V/X5R_8
PR561
+3VPCU
2
0_6
PQ507 PR560 PQ506
1
2
5
6
PDTC143TT 1M-6 AO4812

PQ508
4
1 3 3 AO6402
(23) LAN_ON
PD506
CHN217 SUSD
MAIND
4
PR568 0_6 10V-1 +5V

PC557 2
1999DL3 +5VSUS
3 PC553
.1U_6 PR570 0_6 PC554
1 15V
VIN +1.8VSUS +0.9VSUS +3VSUS +5VSUS 15V .1U_6 .1U_6
LANVCC
1
B B
PC560
PC555 1U/10V_6 PR562 PR563 PR600 PR564 PR565 PR566
2
.1U/50V-LF 1M_6 22_8 22_8 22_8 22_8 1M_6
+3V
SUSON# SUSD
+3VPCU
3
PD505
3
CHN217 PR601
22_8
PR567 0_6 2 2 2 2 2 2
2 +5VPCU (23,27) SUSON
PC556
5
1999DL3 PR569 PC558
3 PQ511 1M_6 PQ509 PQ530 PQ510 PQ512 PQ513 *2200P_6
1
3
.1U_6 10V-1 PR571 *0_6 DTC144EU 2N7002E 2N7002E 2N7002E 2N7002E 2N7002E
10V
1
1
1
2
PC559 +3V drop too slow cause EC +3VPCU
1U/10V_6 PQ514
2
PQ531 data error.add one AO4812

2N7002E discharge circuit
1
4
1
2
5
6
VIN +3V_S5 +1.8V_S5 15V PQ515 SUSD
3 AO6402 MAIND
PC561 +3V
.1U_6
VIN +0.9V +1.8V +1.2V +1.05V +3V +5V +1.5V 15V +3VSUS
4
PR580 PR581 PR582 PR583 PC562
1M_6 22_8 22_8 1M_6 PC563
.1U_6 .1U_6
PR572 PR573 PR574 PR575 PR576 PR577 PR578 PR599 PR579
1M_6 22_8 22_8 22_8 22_8 22_8 22_8 22_8 1M_6
A S5_ON# A
+3V_S5
3
MAINON#_VIN MAIND
MAIND (27)
3
3
3
3
2 PR584 2 2 2
(23,29) S5_ON PC565 PC566
2 PR585 2 2 2 2 2 2 2 2 1M_6 PQ521 PQ522 PQ523
(23,27,29) MAINON PC564 PQ520 2N7002E 2N7002E 2N7002E *2200P_6 .1U_6
PROJECT : BL3
1
1M_6 DTC144EU 1
1
PQ516 PQ517 PQ518 PQ524 PQ525 PQ519 PQ526 PQ529 PQ527 *2200P_6
1
DTC144EU 2N7002E 2N7002E 2N7002E 2N7002E 2N7002E 2N7002E 2N7002E 2N7002E

1

5V/3.3V (MAX8744) 2B

5 4 3 2 1

5 4 3 2 1
VIN8743
VIN8743 VIN
PL6
1
HI0805R800R-00_8
PD11
PC31 CHP202U
PC79 4.7U/10V_8 PC62
8
7
6
5
10U/25V_1206
D PQ9 PC1 10U/25V_1206 D
5
6
7
8
AO4418 +5VPCU .1U_6
4 PR76 PQ19
VIN8743 8743VCC
PC30 FDS6612A
4
10_6 4.7U/10V_8
22
4
+1.8VSUS PC29 PU2
15A
8743BST2 19 21 PC32
VCC
V+
BST2 VDD .1U/25_8
1
2
3
PL11 8743DL2 20 25 8743BST1
0.56UH_SIL104R-0R56_15A .1U/25_8 DL2 BST1 +1.2V 7A
3
2
1
8743LX2 17 26 8743DH1 PL7
LX2 DH1 1.5UH_SIL104R-1R5_10A/8.1mohm
8
7
6
5
8
7
6
5
8743DH2 18 27 8743LX1
DH2 LX1
1
PQ11
5
6
7
8
+ + AO4702 16 24
CS2 DL1
1
PC80 4 4 PQ24
1
.1U_6 15 28 + PC64
2
PC81 OUT2 CS1 FDS6690AS *10U/Y5V-10V_1206

4
560U/4V PQ10 8743FB2 14 1 PD9
2
AO4702 FB2 OUT1 *SSM14PT-LF
1
2 8743FB1
2
PC78 PC82 HWPG_1.2V/1.8SUS FB1
7
1
2
3
1
2
3
PGOOD
1
560U/4V 10U/10V-8 PC21 5 PC13 PC63 PC67
2
*100P_6 MAINON TON PR16 560U/4V
11
3
2
1
C ON1 MAX8743EEI+ 8743REF *100P_6 2K/F_6 C
2
PR30 12 PC65 *10U/Y5V-10V_1206
(23,26) SUSON ON2
80.6K/F_6 10 .1U_6
REF
8743ILIM2 13 6
ILIM2 SKIP PC12
8743ILIM1 3 1U/10V_6
ILIM1 PR15 8743REF
23
OVP
UVP
PR24 GND 10K/F_6
100K/F_6
8
8743VCC
PQ18 PR75 PR19
+1.8VSUS +1.8V 118K/F_6 61.9K/F_6
ME3424 AO4704 Rds on = 13mOhm
6 8743ILIM1 8743ILIM2 ILOAD * Rds on * 10 = ILIM
5 4
2 ILIM2 = 1.235V Current limit 9.5A
1 +3V PR74 PR12 ILIM1 = 0.91V Current limit 7A
1
PC57 100K/F_6 100K/F_6

3
10U/Y5V-10V_1206 PR18
2
10K_4
(26) MAIND
B B
HWPG_1.2V/1.8SUS
(23) HWPG_1.2V/1.8SUS
VIN8743
PC27 PC28
+0.9VSUS
PU4 .1U_6 .1U_6
PR66 0_6 2 4 PC52
(23,26,29) MAINON SD VREF
+1.8VSUS 5 .1U_6
VDDQ
EMI solution
6 AVIN VSENSE 3
DCD
TGND
8
GND
VTT +0.9V
+1.8V 7 PVIN
G2996
1
1
A A
PC85 PC84 +
10U/10V-8 .1U_6 PC53 PC54 PC55
.1U_6 10U/10V-8 *150U-4V_3528
PROJECT : BL3
2
+1.8/1.2V / VTT 2B

5 4 3 2 1

5 4 3 2 1
2/10 Modify Pin define PQ20 PQ21

VA AO4427 VIN AO4427
PCN2 HI0805R800R-00_8 1 8 1 8
PF2 PL10 1 CS_OUT 2 7 2 7
4 1 2 3 3 6 3 6
2 5 5
3 LITTLE-7A-1206 PD10 SPL1040PT PR6
PC68 PC69 PL9 PC77 PC75 PC74 PC76 PC2 PR1 PC3
33K_6
4
0.1U/25V/0805/X7R 220K/0603/F 0.1U/25V/0805/X7R
2 .1U/25_8 .1U/25_8 2200P_4 .1U/25_8
.1U/25_8 .1U/25_8 HI0805R800R-00_8 2711_gate
D 1 D
1
1 6 PR10
1P PC8 *.1U/50V_6 PR3 10K_6
POWER_CON PR73 2 5 PR11 0_6
220K/F_6 D/C# (23)
0.01_3720 2P PC9 *.1U/50V_6
2
3 4
3
PD1
2
SW1010CPT PQ1
IMD2AT108
2
1
PQ2
PR2 PD2 VIN 2N7002E
2 1 FOR 4S3P CELL-SET HIGH
1
(23) ACIN CSSP
10K_6 ZD12V CSSN FOR 3S3P CELL-SET FLOAT
2
PC4 REF3V PL1
PR4 1U_8 CELLS PR37 0_6 PC19 10U/25V_1206 HI0805R800R-00_8
1
2 1
6.8K_6
+
PR5
PR35 PC16 .1U/25_8
PR34 *0_6
CELL-SET (23)
10K_6 *100K_6
PR23 33_6
C C
PU1
27
26
2
MAX8724
8724LDO REF3V PC15
CSSP
CSSN
1 17 PC18 1U/10V_6
1
DCIN CELLS 1U/10V_6
(change PC26 28724LDO
PR28 LDO
cv-set to 0_6 .1U/25_6

10
DLOV
22 PD4
8 G1 D1 1 PL8
PR69
0.015_3720
ACIN
8724 LDO) BST
24 8724BST 1
PC5
2 10UH-MSCDR1-104R PC70
*100U/25V BAT-V
7 S1/D2 D1 2 1 2
PR32 *0_6 15 SW1010CPT
(23) CV-SET VCTL .1U/25_8 G2 3
6
1
13 25 8724DH
1P
2P
(23) CC-SET ICTL DHI S2 4 +
5 + +
PC22 PC25 12 23 8724LX PC73
REFIN LX .01U/50V_6
2
1000p_4 1000P_4 11 21 PQ25
ACOK DLO SI4914DY
9 20 8724DL
ICHG PGND PC72
28 19 CSIP 10U/25V_1206 10U/25V_1206
PR36 IINP CSIP CSIN PC71
18
PC14 8724LDO CSIN
8
SHDN
MTEMP (23)
PCN1 0_6 16 BAT-V
HI0805R800R-00_8 BATT
7
7 1000p_4 PF1 PL2 CCV 8724REF
B 4 B
MBAT+ BAT-V REF
1 2
9 1 TEMP_MBAT 6
2 LITTLE-7A-1206 CCI PR20 11.5K/F_6 VIN BAT-V VIN
3
3 PL3 CLS
4 HI0805R800R-00_8 5
GND
GND
5 CCS
1
PC6 PC10 PC7 C414 C413 C412 C411 C402

8 PR22
2
47P_4 47P_4 .1U/25_6 PR14 10K/F_6 REF3V 3V_591 PR33 PR31 PR29 PR21 PC17 .1U_6 .1U_6 .1U_6 .1U_6 .1U_6
+3VPCU
2
14
29
6 PR13 10K/F_6
SUYIN BATTERY 330_4 0_6 1K/F_6 0_6 0_6 1U/10V_6
1
10mil
PR17
330_4 PC24 PC23 PC20 FOR EMI FOR EMI FOR EMI
MBCLK (2,23)
.1U/25_6 .01U/50V_6 .01U/50V_6
MBDATA MBDATA (2,23) TEMP_MBAT
CURRNT LIMIT POINT = 3.4A
1
PD3 PD5 PC11

ZD5.6V .01U/50V_6
2
ZD5.6V
2
SMBus SLAVE ADDRESS: 16

A A
PROJECT : BL3
DCD Size
Custom
Document Number
BATTERY
CHARGER
Rev
2B

5 4 3 2 1

5 4 3 2 1
D D
PQ528 AO4404
+1.8VSUS
8 1
7 2
6 3
5
PC567 PC568
0.1U/25V/X7R/0603 10U/6.3V/X5R/0805
4
339DRV
PR586 +1.05V
Fine tune voltage
0R/0603
PR587 0R/0603 338PG 3 6 PC569

(23) +1.05V_PGD PGD DRV 0.01U/50V/X7R/0603 PR588
Rg 11.3K/F
MAINON PR589 0R/0603 338EN 4
C (23,26,27) MAINON EN C
5 +
ADJ PC570 PC571 PC572
GND
+5VPCU 1 0.1U/25V/X7R/0603 10U/6.3V/X5R/0805 220U/6.3V/7343
VCC
2
PC573 PU503 Rh PR590
0.1U/25V/X7R/0603 G9338 ADJ 10K/0603/F
Vout1 = (1+Rg/Rh)*0.5
PR591 PU504
(23,26) S5_ON 1 2 1 SHDN VO 4 +1.8V_S5
0
2 GND
PR592
+3VPCU 1 2 3 VIN SET 5
0
G923-330T1U PR593
44.2K/F PC575
B PC574 10U/10V-LF B
10U/10V-LF
PR594
100K/F
0.15A
PR595 PU505
(23,26,27) MAINON 2 1923_SHDN# 1 SHDN VO 4 +1.5V
0_6 2 GND
2 1 923_VIN 3 5
+3V VIN SET PC576
PR596 0_6 G923-330T1U PR597 10U_8
21K/F_6
PC577
10U_8
923_SET
A A
PR598 PROJECT : BL3

100K/F_6

+1.05V 2B

5 4 3 2 1

5 4 3 2 1
+3V
C622 C623 C624 C625
.1U_4 .1U_4 .1U_4 10U_8
18
17
11
32
45
U27
1
NC
NC
NC
NC
VDD
VDD
VDD
D C626 *10P_4 R464 *22_4 PCLK_SIO D
(11,17,23) LAD0/FWH0 42 15
LAD0 GPIO00
(11,17,23) LAD1/FWH1 46 16
LAD1 GPIO01
(11,17,23) LAD2/FWH2 51 19
LAD2 GPIO02
+3VSUS +3V 53 23
(11,17,23) LAD3/FWH3 LAD3 GPIO20
PCLK_SIO 33 20
To SB450 (11,14,17) PCLK_SIO LCLK NS PC87383 GPIO03
R466 R467 22 21
(11,17) LDRQ#0 LDRQ/XOR_OUT GPIO04
*10K_6 10K_6
(11,17,23) LFRAME#/FWH4 38 LFRAME GPIO05
40
Q37
*MMBT3904 35 7
(4,5,11,17,18) ALINK_RST# LRESET GPIO06
2
(11,16,17,23) SERIRQ 36 41
SERIRQ GPIO07
(5,12) SUS_STAT# 1 3 29 LPCPD/GPIO21

R470 0_4 CLKRUN_1# 27
(11,15,16,17,23) CLKRUN# CLKRUN/GPO22 To Clock gen.
58 14M_SIOCLK R471 0_4
CLKIN 14M_SIO (4)
56 INIT
8 R472
IRRX1
54 ERR *22_4
9
IRTX
26
C BUSY_WAIT C
10
IRRX2_IRSL0/GPIO17 C627
57
AFD_DSTRB/TRIS
*10P_4
28
ACK/GPO24
14
STB_WRITE/TEST
55 3 MCTS1#
SLIN_ASTRB CTS1/GPIO11
24 59 MDCD1# STRAP PINS
SLCT DCD1/GPIO16
25 60 MDSR1#
PE DSR1/GPIO15
NC==>the index-data pair at 164Eh to 164Fh
30 62 MRTS1#
PD7/PGIO23 RTS1/GPIO13 PD==>the index-data pair at 2Eh to 2Fh
34 61 MRXD1
PD6 SIN1/GPIO14 MDTR1# R465 10K_4
37 63 MTXD1
PD5 SOUT1/GPIO12
39 5 MRI1
PD4 RI1/GPIO10
6 4 MDTR1# MRTS1# R468 *10K_4
PD3 DTR1_BOUT1/BADDR
43 MTXD1 R469 *10K_4
PD2
50 PD1
52
VCORF
PD0
VSS
VSS
VSS
NC
NC
NC
NC
B B
PC87383
12
31
44
13
47
48
49
64
C628
.1U_4
To RS-232 port
U28
CN24
MRTS1# 14 8 RI1 L47 0_6
11
MDTR1# T1I R5I DTR1# L49 0_6 9
13 T2I T2O 10 8
MTXD1 12 6 CTS1# L48 0_6
T3I R3I TXD1 L50 0_6 7
T3O 11 6
MDSR1# 19 9 RTS1# L53 0_6
MRXD1 RIO T1O RXD1 L51 0_6 5
18 R2O R2I 5 4
MCTS1# 17 4 DSR1# L52 0_6
MDCD1# R3O R1I DCD1# L54 0_6 3
16 R4O R4I 7 2
MRI1 15
10
R5O 1
+5V R473 0_4 FORCEON 23 9Pin connector
FORCEON C629 C630 C631 C632 C633 C634 C635 C636
22 FORCEOFF#
21
INVAILD# +5V
20 R2OUTB
C637 .1U_4 *220P_6 *220P_6 *220P_6 *220P_6 *220P_6 *220P_6 *220P_6 *220P_6
A C1+ A
28 26
C1- C1+ VCC 3243_V+
24 27
C2+ C1- V+ 3243_V-
1 3
C2- C2+ V-
2 C2- GND 25
C639 .47U/25V
MAX3243 C638 C640 C641
.47U/25V .47U/25V .47U/25V <OrgAddr1>
SIO <OrgAddr2>
<OrgAddr3>
<OrgAddr4>

SIO 87383
PROJECT : BL3
Rev
2B

5 4 3 2 1

tosL30BL3 MB

Загружено:

Сведения о документе

Исходное описание:

Оригинальное название

Авторское право

Доступные форматы

Поделиться этим документом

Поделиться или встроить документ

Параметры публикации

Этот документ был вам полезен?

Это неприемлемый материал?

Авторское право:

Доступные форматы

tosL30BL3 MB

Загружено:

Авторское право:

Доступные форматы

1 2 3 4 5 6 7 8

+3V_S5/+3VSUS +3VSUS SOCKET_M

DDR-II SODIMM1 DDR-II RC410MD

+1.2V DDR-II SODIMM2 Page: 5, 6 , 7, 8

MAX8724 Page:28 INTG# , INTH#

Date: Friday, May 26, 2006 Sheet 1 of 31

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

A20M# A6 A25 THERMDC R406 N25 AE24

(11) INTR LINT0 COMP[2]

T81 RSVD[04]# (4) CPU_HBSEL1 BSEL[1] SLP# CPUSLP# (11)

R431 54.9/F_4 MMBT3904 R425 +3V

CPU H/W MONITOR

XDP_TRST# +3VPCU 10K_4 2N7002

+3VPCU 1 3 MBDATA (23,28) Signal Resistor Value Connect To Resistor Placement

1 6 2N7002 TCK 27 ohm +/- 5% GND Within 2.0" of the CPU

CPU 10 mil space (6,12,23) PWROK

Date: Friday, May 26, 2006 Sheet 2 of 31

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

C596 C597 C598 C599 C600 C601

.1U_4 .1U_4 .1U_4 .1U_4 .1U_4 .1U_4

CPU Size Document Number

Date: Friday, May 26, 2006 Sheet 3 of 31

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

1- PLACE ALL THE SERIES TERMINATION SBK160808T-301Y-S

SRCT2 22 ALINKCLK (6)

C216 33P_4 SRCC3 SBSRCCLK# (11)

4 USBCLK_R R122 33_6 0303 Chi Yi modify

Date: Friday, May 26, 2006 Sheet 4 of 31

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

W26 AA30 E26 B16

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

+3V +1.05V U9B

(11) A_RX0P AG9 AJ10 A_TX0P_C C385 .1U_4 A_TX0P (11)

(4) ALINKCLK K2 AK13 PCE_TXSET R263 8.25K_6

Q1 0: MOBILE CPU (11) BMREQ# H2 AG12 PCE_NCAL R29 82.5/_6

Date: Friday, May 26, 2006 Sheet 6 of 31

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

.1U_6 1U_6 G5 PART 4 OF 6 B4

DAC_SCL is totem-pole output

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

W12 VDD_CORE#W12 VDD_CPU#M23 P23 Y3 VSSA#U3 VSS#R14 P12

L7 TI201209G121 VDD18 VDD_CPU#U24 VSSA#L3 VSS#R18

CLG FOR EMI PROJECT : BL3

Size Document Number Rev

Date: Friday, May 26, 2006 Sheet 8 of 31

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

MDQ[63..0] +1.8VSUS +1.8VSUS

VSS18 VSS36 VSS18 VSS36

DDR-AS0A426-MAS-200P .1U_6 .1U_6 .1U_6 .1U_6 .1U_6

SMBus ADDRESS: A1 SMBus ADDRESS: A0 FOR EMI

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

CRT PORT LCD Connector

DDCCLK R259 4.7K_4 10P_4 10P_4

Lid Switch 05/05 Add Resistor 1Kohm on Buffer output.

PDTC144EU 2N7002E LCDDISCHG 10K_4 MTW355

3 1 LID# R255 1K_4

HOLE15 HOLE22 HOLE3 HOLE12 HOLE5 HOLE24 HOLE1 HOLE2 HOLE14

AUDGND TOS safety issue

VGA Ports, LID, & HOLES 2B

Date: Monday, May 29, 2006 Sheet 10 of 31

PDF created with FinePrint pdfFactory Pro trial version http://www.fineprint.com

PCI EXPRESS INTERFACE

10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 *10K_4

10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 *10K_4