Академический Документы
Профессиональный Документы
Культура Документы
1
III B.Tech II Semester Supplimentary Examinations, Aug/Sep 2007
COMPUTER ORGANIZATION
(Electronics & Control Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
1. (a) Draw instruction cycle state diagram and discuss it’s purpose
(b) Explain a mechanism by which other modules may interrupt the normal
processing of CPU. [8+8]
2. (a) Find the output of the following binary expressions using 2’s complement
representation.
i. 111.01 + 10.111
ii. 110.11 - 111.01
(b) Explain the steps involved in the subtraction of a number from a given number
using 1’s complement notation [10+6]
4. (a) List various R3000 pipeline stages. Also explain the function of each.
(b) List and describe all shift and multiply/divide instructions of MIPS R-Series
processors. [8+8]
6. (a) List the hardware events that occur after an I/O device completes an I/O
operation in interrupt driven I/O.
(b) List and explain the interrupt modes of Intel 8259A interrupt controller.
[8+8]
7. (a) List sequencing and branching control fields of IBM 3033 microinstruction.
(b) Discuss the functioning of micro sequencer with example [8+8]
⋆⋆⋆⋆⋆
1 of 1
Code No: RR321301 Set No. 2
III B.Tech II Semester Supplimentary Examinations, Aug/Sep 2007
COMPUTER ORGANIZATION
(Electronics & Control Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
5. (a) What do you mean by virtual memory. Also explain about virtual memory
organization.
(b) Criticize the following statement: “Using a faster processor chip results in a
corresponding increase in performance of a computer, even if the main memory
speed remains the same”. [10+6]
⋆⋆⋆⋆⋆
1 of 1
Code No: RR321301 Set No. 3
III B.Tech II Semester Supplimentary Examinations, Aug/Sep 2007
COMPUTER ORGANIZATION
(Electronics & Control Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
1. (a) Draw and explain the instruction cycle state diagram that includes interrupt
cycle processing.
(b) Discuss about transfer of control with multiple interrupts. Demonstrate with
a neat diagram [8+8]
2. (a) Perform the following subtractions on the following decimal numbers using 9’s
complement representation.
i. 23-12
ii. 23-29
(b) A binary computer uses 36 bit registers to store numbers. Eight bits are used
for the exponent and the exponent is represented in excess 64 form. Find the
approximate range of decimal numbers handled by this computer [6+10]
3. NOOP instruction has no effect on the CPU state other than incrementing the
program counter. Suggest some uses of this instruction with examples.
[16]
1 of 2
Code No: RR321301 Set No. 3
(b) Differentiate between stastic and dynamic branch prediction
(c) Discuss about complex addressing modes implemented in a pipelined proces-
sor. [6+4+6]
⋆⋆⋆⋆⋆
2 of 2
Code No: RR321301 Set No. 4
III B.Tech II Semester Supplimentary Examinations, Aug/Sep 2007
COMPUTER ORGANIZATION
(Electronics & Control Engineering)
Time: 3 hours Max Marks: 80
Answer any FIVE Questions
All Questions carry equal marks
⋆⋆⋆⋆⋆
⋆⋆⋆⋆⋆
1 of 1