You are on page 1of 3

11/8/12

ASIC interv iew Question & Answer: ASIC Verif ication

Share

More

Next Blog

Create Blog

Sign In

ASIC interview Question & Answer


A blog to collect the interview questions and answer for ASIC related positions

FPGA Software Design Tool


ispLEVER Starter Trial Download in 3 Easy Steps
Lattice Se m i.com /

Showing posts with label ASIC Verification. Show all posts Wednesday, April 21, 2010

ASIC Verification Interview Questions


1) What if design engineer and verification engineer do the same mistake in Test bench BFM(Bus Functional Model) and RTL(DUT)? How can you able to detect errors? Answer: 1. Code reviews & protocol checkers 2. IP gets verified in multiple environments .. like block level test bench, out of box testbench (connecting DUT back to back) , full fledged testbench using proven BFM, SoC level testbench using processor and all that etc... this all environments SHOULD be executed by diferent persons and so you should be able to catch that bug in one of this testbench ... 3. customer will catch the problem ( worst case ) 2) If you got a failure from the customer, how do you debug this? How do you prevent it to happen again?

semiconductor design
Electronic Engineering Times India daily news, technical paper & more
www.e e tindia.co.in

Yamaha FZ 16/FZS for Sale


Buy/Sell Second Hand Bikes & Get Best Deals. Quick, Easy & Free!
Q uik r.com /Yam aha-Moto

Learn C, C++, C#
Find Top IT Institutes in India.Get all info on Courses,Admission,Fees.
www.Shik sha.com /C ++-C

TestBench VHDL Verilog C


Graphical test bench generation for VHDL, Verilog, & SystemC
www.syncad.com

Answer: 1. First, try to reproduce the problem in your own environment. Try to get customer's vector, so you can inject the same vector to create the problem in house. 2. If you confirm the problem and fix them, you should put the new assertion or test to catch the problem again. Add this new test in the future test plan, so the problem will not happen again.

Labels
ASIC Flow (1)
asic-interv iew.blogspot.in/search/label/ASIC Verif ication

Posted by Roy Chan at 9:40 AM Labels: ASIC V er ification

1 comment:

1/3

11/8/12

ASIC interv iew Question & Answer: ASIC Verif ication

ASIC Gate (3) ASIC Logic (4) ASIC SystemVerilog (10) ASIC timing (2) ASIC Verification (1) C++ (2) Design Complier (1) M emory Interface (1) Networking (2) perl (9) PLL (1) Previous Interview Questions (1) PrimeTime (1) SVA (2) Verilog Interview Questions (6)

Get Common Platform IP


Search by node, process & IP vendor Find Common Platform IP now.
ChipEstimate.com/CommonPlatform

Home

Older Posts

Blog Archive
2010 (49)
November (1) October (2) June (2) May (2) April (7) SystemVerilog Interview Question 9 SystemVerilog Interview Questions 7 SystemVerilog Interview Questions 6 SystemVerilog Interview Question 5 SystemVerilog interview Questions 4 Systemverilog Interview Questions 3 ASIC Verification Interview Questions February (12) January (23)

Subscribe to: Posts (Atom)

Search This Blog


Search

Visitor's counter

Visitor Counter

About Me
Roy Chan

asic-interv iew.blogspot.in/search/label/ASIC Verif ication

2/3

11/8/12

ASIC interv iew Question & Answer: ASIC Verif ication

Specialties in ASIC Design and Verification from front-end to backend activities, including RTL coding, verification (testbench development, testcase generation and test regression), logic synthesis, static timing analysis, Place and route, power analysis, ECO and final tapeout process. Currently, I am still looking for a new career. View my complete profile

There was an error in this gadget

asic-interv iew.blogspot.in/search/label/ASIC Verif ication

3/3