Академический Документы
Профессиональный Документы
Культура Документы
ZI
12.2) Cascode CMOS Op-Amp Circuits (Cont)
Figure 13.16 (a) Conventional
cascode configuration
Consists of 2 transistors in series.
M
1
= common-source amplifying
device, dc current I
D1
is determined
by input voltage v
i
M
2
= common-gate configuration.
I
D1
is input signal to M
2
Output is taken off the drain of
cascode transistor.
AC current is through both
transistors and dc power supply.
ZZ
12.2) Cascode CMOS Op-Amp Circuits (Cont)
Figure 13.16 (b) Folded-
cascode configuration
DC current I
1
in M
1
determined by input voltage v
i
DC current in M
2
= I
2
I
2
= I
Q
I
1
AC current is through both
transistors and ground.
AC currents in M
2
& M
1
,
equal in magnitude but
opposite in directions
current is folded back
folded cascode circuit
Z3
12.3) CMOS Folded-Cascode Op-Amp
Figure 13.17:
CMOS folded-
cascode amplifier.
Z4
12.3) CMOS Folded-Cascode Op-Amp (Cont)
Folded-cascode configuration can be applied to
the diff-amp as shown in Figure 13.17
M
1
and M
2
: PMOS input differential pair.
M
5
and M
6
: cascode transistors.
M
7
to M
10
: form a modified Wilson current
mirror acting as active load.
The biasing V
B1
and V
B2
must be provided by
a separate network.
EEEB273 Electronics Analysis & Design II
Lecturer: Dr Jamaludin Bin Omar 12-5
Zb
12.3) CMOS Folded-Cascode Op-Amp (Cont)
Assuming that transistors M
3
, M
4
and M
11
- M
13
are
all matched, then:
dc currents in M
1
and M
2
are I
REF
/ 2
dc currents in M
3
and M
4
are I
REF
dc currents in M
5
and M
6
are I
REF
/ 2
If a differential-mode input voltage v
d
is applied,
then ac currents are induced in the differential pair
as shown in Figure 13.17
AC current in M
1
flows through M
6
to output.
AC current in M
2
flows through M
5
and is
induced in M
8
by current-mirror action of the
active load.
Zo
12.3) CMOS Folded-Cascode Op-Amp (Cont)
Hence, from previous work on diff-amps, the
differential-mode voltage gain is:
(13.41)
where
and
Note: Body effect is neglected. Normally the
substrates of all NMOS devices are tied to V- and
the substrates of all PMOS devices are tied to V+
( )
( )( )
( )
1 8 8 8
1 4 6 6 6
8 6 1
o o m o
o o o m o
o o m d
r r g R
r r r g R
R R g A
=
=
=
Z7
12.3) CMOS Folded-Cascode Op-Amp (Cont)
Study Example 13.11
Comments from the example:
Very high differential-mode voltage gains can
be achieved in a folded-cascode CMOS circuit
compared to simple diff-amp circuits.
Output resistance may be limited by leakage
currents in actual circuits, so actual gain is less
than ideal gain.
Do Ex 13.11
Z8
Larger circuits
Z9
12.1) MC14573 CMOS Op-Amp Circuit
Figure 13.14: MC14573 CMOS op-amp equivalent circuit
30
12.1) MC14573 CMOS Op-Amp Circuit (Cont)
Problem 13.29 (Cont)
A simple CMOS op-amp circuit as shown in Figure
P13.29 is biased with I
Q
= 200 A. The transistor
parameters are k
n
= 100 A/V
2
, k
p
= 40 A/V
2
,
V
TN
= 0.4 V, V
TP
= -0.4 V, and
n
=
p
= 0. The
transistor width-to-length ratios are (W/L)
1
= (W/L)
2
= 20, (W/L)
3
= 50, and (W/L)
4
= 40.
i) Design the circuit (i.e. find the values of R
D1
, R
D2
,
and R
S
) such that I
D3
= 150 A, I
D4
= 200 A, and
v
o
= 0 for v
1
= v
2
= 0.
ii) Find the overall small-signal voltage gain if the
gain of the gain stage is -19.21.
EEEB273 Electronics Analysis & Design II
Lecturer: Dr Jamaludin Bin Omar 12-6
3I
12.1) MC14573 CMOS Op-Amp Circuit (Cont)
Problem 13.29 (Cont)
3Z
12.1) MC14573 CMOS Op-Amp Circuit (Cont)
Problem 13.29 (Cont)
(i)
I
D3
= (k
p
/2)(W/L)
3
(V
SG3
+ V
TP
)
2
150 = (40/2)(50)(V
SG3
0.4)
2
V
SG3
= 0.7873 V
R
D1
= V
SG3
/ I
D1
= V
SG3
/ (I
Q
/2)
= 0.7873 / (200/2)
= 7.87 k
33
12.1) MC14573 CMOS Op-Amp Circuit (Cont)
Problem 13.29 (Cont)
(i)
I
D4
= (k
n
/2)(W/L)
4
(V
GS4
- V
TN
)
2
200 = (100/2)(40)(V
GS4
0.4)
2
V
GS4
= 0.7162 V
V
G4
= V
O
+ V
GS4
= 0 + 0.7162 = 0.7162 V
R
D2
= (V
G4
- (V
-
)) / I
D3
= (0.7162 (-3))/(150) = 24.8 k
R
S
= (V
O
- (V
-
)) / I
D4
= (0 (-3))/(200) = 15 k
34
12.1) MC14573 CMOS Op-Amp Circuit (Cont)
Problem 13.29 (Cont)
(ii)
A
d1
= (g
m1
R
D1
)/2
g
m1
= 2 SQRT[(k
n
/2)(W/L)
1
(I
Q
/2)]
= 2 SQRT[(100/2)(20)( 200/2)]
= 0.6325 mA/V
A
d1
= ((0.6325m)(7.87k))/2 = 2.49
A
2
= -19.21 (given)
A
3
= 1 (assume)
A = A
d1
x A
2
x A
3
= (2.49) x (-19.21) x (1) = -47.8