Академический Документы
Профессиональный Документы
Культура Документы
Elements of FPGA:
Basic FPGA Structures System Design Considerations Tools and Design Flow Lattice FPGAs
Replaces what once really were gates 3-6 inputs Output determined by truth table
4-input LUT gives 16-bit storage Combine LEs for various configurations NxM single port RAM Nx(M/2) dual port RAM NMx1 single port RAM ROM Etc.
Input/Output
General purpose I/O Configurable single-ended/differential Configurable logic level Configurable input termination Configurable edge rate SERDES For high-speed serial protocols Includes PHY Includes PCS Physical coding sub-layer, i.e., 8b/10b, etc. Analog Specialty devices that also include ADC/DAC, etc.
Processor Core
For complex, relatively slow operations Often industry-standard architecture like ARM Varies by vendor
Programmable Interconnect
Programmable Interconnect
S=
Interconnection Hierarchy
Local to global Within a slice to across the chip Balances loading, trace length/delay, connectivity Part of vendor secret sauce
RAM-based FPGA
SRAM stores configuration Quick programming and reprogramming in circuit Volatile (needs power to maintain configuration) Typically needs supporting device for configuration storage Configuration data accessible
Flash-based FPGA
EEPROM stores configuration Non-volatile Can be programmed offboard Slower programming and reprogramming in circuit Needs additional programming voltage Configuration data more secure Requires effort to extract
Antifuse-based FPGA
Antifuse is insulator you burn out to make conductive Non-volatile One-time programmable only, off board Configuration data secure Needs electron microscope to probe
Design Capture
Mid-Range
Low Density
Mixed Signal
Design Software
Development Boards
Bank 6 Bank
SERDES SERDES
330MHz Fabric
3.2Gbps SERDES
1Gbps I/Os
Low power
As low as 19uW
LATTICE DIAMOND FPGA DESIGN TOOL Built on existing foundation for cost sensitive, low power applications Key new features
Design exploration, Ease of use, Design flow improvement
Summary
You are now ready to explore your own FPGA design We covered
FPGA Silicon Features Software Capabilities Associated Embedded and Soft IPs