Академический Документы
Профессиональный Документы
Культура Документы
Table of Contents
Physical Layer General Description WCDMA Uplink Physical Layer WCDMA Downlink Physical Layer Multiplexing and Channel Coding (MCC)
Reference: Textbook Chapter 6 and 3GPP TS 25.201, 25.211, 25.212, 25.213, 25.214, and 25.215.
2
TS 25.211
TS 25.213
Establishes the characteristics of the spreading and Spreading and Modulation (FDD) modulation in the FDD mode, and specifies: Spreading; Generation of channelization and scrambling codes; Generation of random access preamble codes; Generation of synchronization codes; Modulation; 5
TS 25.215
Layer 2
Layer 1
MAC offers different Logical channels to the Radio Link Control (RLC) sub-layer of Layer 2.
A logical channel is characterized by the type of information transferred.
1.
2.
3. 4.
6.
7. 8.
9. 10.
11. 12.
Rate matching of coded transport channels to physical channels. Mapping of coded composite transport channels on physical channels. Power weighting and combining of physical channels. Modulation and spreading/demodulation and despreading of physical channels. Frequency and time (chip, bit, slot, frame) synchronisation. Radio characteristics measurements including FER, SIR, Interference Power, etc., and indication to higher layers. Inner - loop power control. RF processing.
11
Multiple Access
UTRA has two modes, FDD (Frequency Division Duplex) & TDD (Time Division Duplex), for operating with paired and unpaired bands respectively. FDD: A pair of frequency bands which have specified separation shall be assigned for the system. TDD: A duplex method whereby uplink and downlink transmissions are carried over same radio frequency by using synchronised time intervals.
In the TDD, time slots in a physical channel are divided into transmission and reception part.
12
1.
2.
3.
Transport Channels
Transport channels are services offered by Layer 1 to the higher layers. A transport channel is defined by how and with what characteristics data is transferred over the air interface. Two groups of transport channels:
Dedicated Transport Channels Common Transport Channels
14
Transport Channels
Dedicated Transport Channels DCH Dedicated Channel (only one type) Common Transport Channels divided between all or a group of users in a cell (no soft handover, but some of them can have fast power control) BCH: Broadcast Channel FACH: Forward Access Channel PCH: Paging Channel RACH: Random Access Channel CPCH: Common Packet Channel DSCH: DL Shared Channel
15
17
18
19
20
22
23
Transport Channel
Dedicated Channel DCH Uplink/ Downlink Code Usage Fast Power Control Soft Handover Suited for: Both According to maximum bit rate. Yes Yes Medium or large data amount. No FACH Downlink Fixed codes per cell. No No Small data amounts. Common Channel RACH Uplink Fixed codes per cell. No No Small data amounts. CPCH Uplink Fixed codes per cell. Yes No Small or medium data amounts. Yes Shared Channels DSCH Downlink Shared between users. Yes No Medium or large data amounts. Yes USCH Uplink, only in TDD. Shared between users. Yes No Medium or large data amounts. Yes
Yes
Yes
24
Unmapped
Common Pilot Channel (CPICH) Synchronization Channel (SCH) Acquisition Indicator Channel (AICH) Access Preamble Acquisition Indicator Channel (AP-AICH) Paging Indicator Channel (PICH) CPCH Status Indicator Channel (CSICH) Collision-Detection/Channel-Assignment Indicator Channel (CD/CA-ICH) 25
Transport Block
Transport Block
Transport Block & Error Indication Transport Block & Error Indication
Transport Block & Error Indication Transport Block & Error Indication
TFI
Transport Block
TFI
TFI
TFI
TFCI
TFCI
26
30
Table of Contents
Overview Uplink Physical Layer
Dedicated Uplink Physical Channels
Uplink Dedicated Physical Data Channel (UL DPDCH) Uplink Dedicated Physical Control Channel (UL DPCCH)
Overview
Configuration
Radio frame
A radio frame is a processing unit which consists of 15 slots. The length of a radio frame corresponds to 38400 chips.
Time slot
A time slot is a unit which consists of fields containing bits. The length of a slot corresponds to 2560 chips.
Overview
Spreading (cont.)
Channelization operation
OVSF codes. Transform every data symbol into a number of chips. Increase the bandwidth of the signal. The number of chips per data symbol is called the Spreading Factor. Data symbols on I- and Q-branches are independently multiplied with an OVSF code.
Scrambling operation
Long or short Gold codes. Applied to the spread signals. Randomize the codes
Spread signal is further multiplied by complex-valued scrambling 34
35
36
Slot #0
Slot #1
Slot #14
UL DPDCH
The parameter k determines the number of bits per uplink DPDCH slot. It is related to the spreading factor SF of the DPDCH as SF = 256/2k. The DPDCH spreading factor ranges from 256 down to 4.
Slot Format #i Channel Bit Rate (kbps) 15 30 60 120 240 480 960 Channel Symbol Rate (ksps) 15 30 60 120 240 480 960 SF Bits/ Frame 150 300 600 1200 2400 4800 9600 Bits/ Slot 10 20 40 80 160 320 640 Ndata
0 1 2 3 4 5 6
256 128 64 32 16 8 4
38
UL DPCCH - Layer 1 Control Information The spreading factor of the uplink DPCCH is always equal to 256, i.e. there are 10 bits per uplink DPCCH slot.
Slot Form at #i 0 0A 0B 1 2 2A 2B 3 4 5 5A 5B Channel Bit Rate (kbps) 15 15 15 15 15 15 15 15 15 15 15 15 Channel Symbol Rate (ksps) 15 15 15 15 15 15 15 15 15 15 15 15 SF Bits/ Frame 150 150 150 150 150 150 150 150 150 150 150 150 Bits/ Slot 10 10 10 10 10 10 10 10 10 10 10 10 Npilot NTPC NTFCI NFBI Transmitted slots per radio frame 15 10-14 8-9 8-15 15 10-14 8-9 8-15 8-15 15 10-14 8-9 256 256 256 256 256 256 256 256 256 256 256 256 6 5 4 8 5 4 3 7 6 5 4 3 2 2 2 2 2 2 2 2 2 1 1 1 2 3 4 0 2 3 4 0 0 2 3 4 0 0 0 0 1 1 1 1 2 2 2 2
39
Npilot = 4 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 1 1 1 0 1 0 1 1 0 0 2 1 0 1 0 0 1 1 0 1 1 1 0 0 0 0 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 0 0 0 1 1 1 1 0 1 0 1 1 0 0
Npilot = 5 1 1 0 1 0 0 1 1 0 1 1 1 0 0 0 0 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 3 1 1 0 0 0 1 0 0 1 1 0 1 0 1 1 4 0 0 1 0 1 0 0 0 0 1 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 1 1 1 0 1 0 1 1 0 0
Npilot = 6 2 1 0 1 0 0 1 1 0 1 1 1 0 0 0 0 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 4 1 1 0 0 0 1 0 0 1 1 0 1 0 1 1 5 0 0 1 0 1 0 0 0 0 1 1 1 0 1 1
0 1 0 0 0 1 1 1 1 0 1 0 1 1 0 0
1 1 0 1 0 0 1 1 0 1 1 1 0 0 0 0
2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 2 3 4 5 6 7 8 9 10 11 12 13 14
Shadowed column is defined as FSW (Frame Synchronization Word). 41 WITS Lab, NSYSU.
Shadowed column is defined as FSW (Frame Synchronization Word). 42 WITS Lab, NSYSU.
FBI Bits
The FBI bits are used to support techniques requiring feedback from the UE to the UTRAN Access Point, including closed loop mode transmit diversity and site selection diversity transmission (SSDT).
S field NFBI D field
The S field is used for SSDT signalling, while the D field is used for closed loop mode transmit diversity signalling. The S field consists of 0, 1, or 2 bits. The D field consists of 0 or 1 bit. Simultaneous use of SSDT power control and closed loop mode transmit diversity requires that the S field consists of 1 bit.
43
TFCI Bits
There are two types of uplink dedicated physical channels:
those that include TFCI (e.g. for several simultaneous services) those that do not include TFCI (e.g. for fixed-rate services).
It is the UTRAN that determines if a TFCI should be transmitted and it is mandatory for all UEs to support the use of TFCI in the uplink. In compressed mode, DPCCH slot formats with TFCI fields are changed. There are two possible compressed slot formats for each normal slot format.
44
1 0
WITS Lab, NSYSU.
Spreading of UL DPCH
c d ,1 DPDCH1 c d ,3 DPDCH3 c d ,5 DPDCH5 d S lo n g , n o r S s h o r t , n I+ jQ c d ,2 DPDCH2 c d ,4 DPDCH4 c d ,6 DPDCH6 cc DPCCH c d d d d d
46
Spreading of UL DPCH
The binary DPCCH and DPDCHs to be spread are represented by real-valued sequences, i.e. the binary value "0" is mapped to the real value +1, while the binary value "1" is mapped to the real value 1. The DPCCH is spread to the chip rate by the channelization code cc, while the n:th DPDCH called DPDCHn is spread to the chip rate by the channelization code cd,n. One DPCCH and up to six parallel DPDCHs can be transmitted simultaneously, i.e. 1 n 6.
47
Gain of UL DPCH
After channelization, the real-valued spread signals are weighted by gain factors, c for DPCCH and d for all DPDCHs. At every instant in time, at least one of the values c and d has the amplitude 1.0. The -values are quantized into 4 bit words. After the weighting, the stream of real-valued chips on the I- and Q-branches are then summed and treated as a complex-valued stream of chips. This complex-valued signal is then scrambled by the complexvalued scrambling code Sdpch,n.
48
Gain of UL DPCH
Signaling values for c and d 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Quantized amplitude ratios c and d 1.0 0.9333 0.8666 0.8000 0.7333 0.6667 0.6000 0.5333 0.4667 0.4000 0.3333 0.2667 0.2000 0.1333 0.0667 Switch off
49
50
Physical Random Access Channel (PRACH) PRACH is used to carry the RACH. The random access transmission is based on a Slotted ALOHA approach with fast acquisition indication. The UE can start the random-access transmission at the beginning of a number of well-defined time intervals, denoted access slots. There are 15 access slots per two frames and they are spaced 5120 chips apart. Information on what access slots are available for random-access transmission is given by higher layers.
52
53
The random-access transmission consists of one or several preambles of length 4096 chips and a message of length 10 ms or 20 ms.
Preamble
Preamble
Preamble
Preamble
54
k = 0,1,2,,4095
55
57
58
59
Control
Slot #0 Slot #1
Slot #i
Slot #14
Control part
SF=256. 8 known pilot bits to support channel estimation for coherent detection. 2 TFCI bits corresponds to a certain transport format of the current Random-access message.
The message part length can be determined from the sued signature and/or access slot, as configured by higher layers.
61
256 128 64 32
256
62
63
d Sr-msg,n I I+jQ Q
Physical Common Packet Channel (PCPCH) PCPCH is used to carry the CPCH. The CPCH transmission is based on DSMA-CD (Digital Sense Multiple Access Collision Detection) approach with fast acquisition indication. The UE can start transmission at the beginning of a number of well-defined time-intervals.
66
Message Part
4096 chips
67
k = 0,1,2, ,4095
The RACH preamble signature sequences are used. The scrambling codes could be either
A different code segment of the Gold code used to form the scrambling code of the RACH preambles or The same scrambling code in case the signature set is shared.
68
The codes are divided into 512 groups with 80 codes in each group. There is a one-to-one correspondence between the group of PCPCH access preamble scrambling codes in a cell and the primary scrambling code used in the downlink of the cell.
The k:th PCPCH scrambling code within the cell with downlink primary scrambling code m, for k = 0,..., 79 and m = 0, 1, 2, , 511, is Sc-acc,n as defined above with n=16m+k for k=0,...,15 and n = 64m + (k-16)+8192 for k=16,..., 79.
69
k = 0,1,2,,4095
The RACH preamble signature sequences are used. The scrambling code is chosen to be a different code segment of the Gold code used to form the scrambling code for the RACH and CPCH preambles.
70
The 40960 PCPCH scrambling codes are divided into 512 groups with 80 codes in each group. There is a one-to-one correspondence between the group of PCPCH CD preamble scrambling codes in a cell and the primary scrambling code used in the downlink of the cell.
The k:th PCPCH scrambling code within the cell with downlink primary scrambling code m, k = 0,1, , 79 and m = 0, 1, 2, , 511, is Sc-cd, n as defined above with n=16m+k for k = 0,...,15 and n = 64m + (k-16)+8192 for k=16,...,79.
71
256 256
6 5
2 2
2 2
0 1
The scrambling code for the PCPCH power control preamble is the same as for the PCPCH message part. The channelization code the PCPCH power control preamble is the same as the control part of message part.
72
Slot #0
Slot #1
Slot #14
Control part carries Layer 1 control information with SF = 256. Slot format is the same as CPCH PC-P part.
74
75
76
77
The 32768 PCPCH scrambling codes are divided into 512 groups with 64 codes in each group. There is a one-to-one correspondence between the group of PCPCH preamble scrambling codes in a cell and the primary scrambling code used in the downlink of the cell.
78
Uplink Modulation
The modulation chip rate is 3.84 Mcps. The complex-valued chip sequence generated by the spreading process is QPSK modulated.
cos(t) Re{S} Complex-valued chip sequence from spreading operations S Split real & imag. parts Pulseshaping Pulseshaping -sin(t)
Im{S}
79
Uplink Modulation
The uplink modulation should be designed:
The audible interference from the terminal transmission is minimized. The terminal amplifier efficiency is maximized.
Audible interference:
Discontinuous uplink transmission can cause audible interference to audio equipment that is very close to the terminal. Solution: WCDMA uplink doesnt adopt time multiplexing. User Data (DPDCH) DTX Period
80
Table of Contents
Introduction Downlink Transmit Diversity Open loop transmit diversity
Space Time Block Coding Based Transmit Antenna Diversity (STTD) Time Switched Transmit Diversity for Synchronization Channel (TSTD)
Common Pilot Channel (CPICH) Primary Common Control Physical Channel (P-CCPCH) Secondary Common Control Physical Channel (S-CCPCH)
82
Table of Contents
Common Downlink Physical Channels (continue)
4. 5. 6. 7. 8.
9. 10.
Synchronization Channel (SCH) Physical Downlink Shared Channel (PDSCH) Acquisition Indicator Channel (AICH) CPCH Access Preamble Acquisition Indicator Channel (AP-AICH) CPCH Collision Detection/Channel Assignment Indicator Channel (CD/CA-ICH) Page indicator channel (PICH) CPCH Status Indicator Channel (CSICH)
Introduction
CCPCH, PICH Downlink DPCH AICH, CPICH
On-line MS
85
Space Time Block Coding Based Transmit Antenna Diversity (STTD) The STTD encoding is optional in UTRAN. STTD support is mandatory at the UE. STTD encoding is applied on blocks of 4 consecutive channel bits.
b0 b1 b2 b0 b1 b2 b3 -b 2 b 3 b 0 -b 1 C han nel b its A nten na 2 b3 A nten na 1
Slot #1 ac p ac s
i,1
Slot #14 ac p ac s
i,14
Slot #14
Antenna 1
(Tx OFF)
(Tx OFF)
Antenna 2
(Tx OFF)
acp acsi,1
(Tx OFF)
(Tx OFF)
(Tx OFF)
(Tx OFF)
87
Ant2
DPCCH DPDCH
DPCH
w2 CPICH2
w1
w2
Weight Generation
88
Number of Feedback Information in Closed Loop Transmit Diversity Summary of number of feedback information bits per slot, NFBD, feedback command length in slots, NW, feedback command rate, feedback bit rate, number of phase bits, Nph, per signalling word, number of amplitude bits, Npo, per signalling word and amount of constellation rotation at UE for the two closed loop modes.
Closed loop mode 1 2 NFBD NW Update rate Feedback bit rate Npo Nph Constellation rotation
1 1
1 4
1500 Hz 1500 Hz
0 1
1 3
/2 N/A
90
93
There is only one type of downlink dedicated physical channel, the Downlink Dedicated Physical Channel (DL DPCH). Within one downlink DPCH, dedicated data generated at Layer 2 and above, i.e. the dedicated transport channel (DCH), is transmitted in time-multiplex with control information generated at Layer 1 (known pilot bits, TPC commands, and an optional TFCI).
94
Slot #0
Slot #1
Slot #14
95
DL DPCH
Parameters
Each frame= 15 slots = 10 ms
Each slot= 2560 chips Each slot= one power-control period.
It is the UTRAN that determines if a TFCI should be transmitted and it is mandatory for all UEs to support the use of TFCI in the downlink.
96
0 0A 0B 1 1B 2 2A 2B 3 3A 3B 4 4A 4B 5 5A
98
Npilot = 4 (*1) 0 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 1 11 00 01 00 10 11 11 10 01 11 01 10 10 00 00 0 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11
Npilot = 8 (*2) 1 11 00 01 00 10 11 11 10 01 11 01 10 10 00 00 2 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 3 10 10 01 00 01 10 00 00 10 11 01 11 00 11 11 0 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 1 11 00 01 00 10 11 11 10 01 11 01 10 10 00 00 2 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11
Npilot = 16 (*3) 3 10 10 01 00 01 10 00 00 10 11 01 11 00 11 11 4 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 5 11 11 10 01 11 01 10 10 00 00 11 00 01 00 10 6 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 7 10 00 00 10 11 01 11 00 11 11 10 10 01 00 01
0 11 00 01 00 10 11 11 10 01 11 01 10 10 00 00
# Slot #0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
99
TFCI TFCI value in each radio frame corresponds to a certain combination of bit rates of the DCHs currently in use.
100
Condition: Total bit rate to be transmitted exceeds the maximum bit rate Multicode transmission is mapped onto several parallel downlink DPCHs using the same spreading factor. Layer 1 control information is transmitted only on the first DL DPCH. WITS Lab, NSYSU.
Physical Channel 1
Transmission Power
Physical Channel 2
Transmission Power
Physical Channel L
101
Slot #0
Slot #1
Slot #14
102
Antenna 2
Frame Boundary
The Primary CPICH is a phase reference for the following downlink channels: SCH, Primary CCPCH, AICH, PICH APAICH, CD/CA-ICH, CSICH, DL-DPCCH for CPCH and the S-CCPCH. By default, the Primary CPICH is also a phase reference for downlink DPCH and any associated PDSCH. The Primary CPICH is always a phase reference for a downlink physical channel using closed loop TX diversity.
105
A Secondary CPICH may be a phase reference for a downlink DPCH. The Secondary CPICH can be a phase reference for a downlink physical channel using open loop TX diversity, instead of the Primary CPICH being a phase reference.
106
Note *: the same phase reference as with the associated DPCH shall be used. 107
Primary Common Control Physical Channel (P-CCPCH) Fixed rate: 30 kbps, SF=256. Used to carry the BCH transport channel. No TPC commands, no TFCI and no pilot bits. Frame structure:
256 chips (Tx OFF) Data N data1 =18 bits T slot = 2560 chips , 20 bits
Slot #0
Slot #1
Slot #14
108
Slot #0
Slot #1
Slot #14
109
SF
256 256 256 256 128 128 128 128 64 64 32 32 16 16 8 8 4 4
Bits/ Frame
300 300 300 300 600 600 600 600 1200 1200 2400 2400 4800 4800 9600 9600 19200 19200
Bits/ Slot
20 20 20 20 40 40 40 40 80 80 160 160 320 320 640 640 1280 1280
Ndata1
20 12 18 10 40 32 38 30 72 64 152 144 312 296 632 616 1272 1256
Npilot
0 8 0 8 0 8 0 8 0 8 0 8 0 16 0 16 0 16
NTFCI
0 0 2 2 0 0 2 2 8 8 8 8 8 8 8 8 8 8
110
Characteristics of S-CCPCH
The FACH and PCH can be mapped to the same or to separate Secondary CCPCHs. If FACH and PCH are mapped to the same S-CCPCH, they can be mapped to the same frame. The main difference between a CCPCH and a downlink dedicated physical channel is that a CCPCH is not innerloop power controlled. The main difference between the P-CCPCH and SCCPCH is that the transport channel mapped to the PCCPCH can only have a fixed predefined transport format combination, while the S-CCPCH support multiple transport format combinations using TFCI.
112
Slot #14
a = +1 a = -1
WITS Lab, NSYSU.
Physical Downlink Shared Channel (PDSCH) PDSCHs allocated to the same UE on different radio frames may have different spreading factors. Frame structure of PDSCH:
Data Ndata1 bits Tslot = 2560 chips, 20*2k bits (k=0..6)
Slot #0
Slot #1
Slot #14
117
a0 a1 a 2
a30 a31
Transmission Off
AS #14
AS #0
AS #1
AS #i 20 ms
AS #14
AS #0
119
a j = AIs b s, j
s =0
15
AIs (1, 0, -1) ~( ACK, No ACK, NACK) Each slot can ack 16 signatures.
121
122
CPCH Access Preamble Acquisition Indicator Channel (AP-AICH) The AP-AICH is a fixed rate (SF=256) physical channel used to carry AP acquisition indicators (API) of CPCH. AP acquisition indicator APIs corresponds to AP signature s transmitted by UE. Frame structure:
API part = 4096 chips, 32 real-valued symbols
a0 a1 a 2
a30 a31
AS #14
AS #0
AS #1
AS #i 20 ms
AS #14
AS #0
123
CPCH Access Preamble Acquisition Indicator Channel (AP-AICH) AP-AICH and AICH may use the same or different channelisation codes. The phase reference for the APAICH is the Primary CPICH. The AP-AICH has a part of duration 4096 chips where the AP acquisition indicator (API) is transmitted, followed by a part of duration 1024chips with no transmission that is not formally part of the AP-AICH. The spreading factor (SF) used for channelisation of the AP-AICH is 256. APIs (1, 0, -1) ~( ACK, No ACK, NACK)
124
CPCH Collision Detection/Channel Assignment Indicator Channel (CD/CA-ICH) The CD/CA-ICH is a fixed rate (SF=256) physical channel used to carry CD Indicator (CDI) only if the CA is not active, or CD Indicator/CA Indicator (CDI/CAI) at the same time if the CA is active. CD/CA-ICH frame structure:
CDI/CAI part = 4096 chips, 32 real-valued symbols
a0 a 1 a2
a30 a31
AS #14
AS #0
AS #1
AS #i 20 ms
AS #14
AS #0
125
CPCH Collision Detection/Channel Assignment Indicator Channel (CD/CA-ICH) CD/CA-ICH and AP-AICH may use the same or different channelisation codes. The CD/CA-ICH has a part of duration of 4096chips where the CDI/CAI is transmitted, followed by a part of duration 1024chips with no transmission that is not formally part of the CD/CA-ICH. The spreading factor (SF) used for channelisation of the CD/CA-ICH is 256.
126
One PICH radio frame of length 10 ms consists of 300 bits (b0, b1, , b299). 288 bits (b0, b1, , b287) are used to carry paging indicators. The remaining 12 bits are not formally part of the PICH and shall not be transmitted. The part of the frame with no transmission is reserved for possible future use.
128
{b16q, , b16q+15} = {-1,-1,,-1} {b8q, , b8q+7} = {-1,-1,,-1} {b4q, , b4q+3} = {-1, -1,,-1} {b2q, b2q+1} = {-1,-1}
131
{b16q, , b16q+15} = {+1,+1,,+1} {b8q, , b8q+7} = {+1,+1,,+1} {b4q, , b4q+3} = {+1, +1,,+1} {b2q, b2q+1} = {+1,+1} WITS Lab, NSYSU.
CPCH Status Indicator Channel (CSICH) The CSICH is a fixed rate (SF=256) physical channel used to carry CPCH status information. The CSICH bits indicate the availability of each physical CPCH channel and are used to tell the terminal to initiate access only on a free channel but, on the other hand, to accept a channel assignment command to an unused channel. A CSICH is always associated with a physical channel used for transmission of CPCH AP-AICH and uses the same channelization and scrambling codes.
132
SI part
b8i+6 b8i+7
AS #14
AS #0
AS #1
AS #i 20 ms
AS #14
AS #0
The CSICH frame consists of 15 consecutive access slots (AS) each of length 40 bits. Each access slot consists of two parts, a part of duration 4096 chips with no transmission, and a Status Indicator (SI) part consisting of 8 bits b8i,.b8i+7, where i is the access slot number. The part of the slot with no transmission is reserved for use by AICH, AP-AICH or CD/CA-ICH.
133
CPCH Status Indicator Channel (CSICH) The modulation used by the CSICH is the same as for the PICH. The phase reference for the CSICH is the Primary CPICH. N Status Indicators {SI0, , SIN-1} shall be transmitted in each CSICH frame. The Status Indicators shall be transmitted in all the access slots of the CSICH frame, even if some signatures and/or access slots are shared between CPCH and RACH.
134
CPCH Status Indicator Channel (CSICH) Mapping of Status Indicators (SI) to CSICH bits:
Number of SI per frame (N) N=1 N=3 SIn = 1 {b0, , b119} = {-1,-1,,-1} {b40n, , b40n+39} = {-1,-1,,-1} {b24n, , b24n+23} = {-1,-1,,-1} {b8n, , b8n+7} = {-1,-1,,-1} {b4n, , b4n+3} = {-1, -1, -1, -1} {b2n, b2n+1} = {-1,-1} 135 SIn = 0 {b0, , b119} = {+1,+1,,+1} {b40n, , b40n+39} = {+1,+1,,+1} {b24n, , b24n+23} = {+1,+1,,+1} {b8n, , b8n+7} = {+1,+1,,+1} {b4n, , b4n+3} = {+1, +1, +1, +1} {b2n, b2n+1} = {+1,+1}
N=5
P-CCPCH
k:th S-CCPCH
PICH for k:th S-CCPCH AICH access slots Any PDSCH DPCH,n #0 #1 #2 #3 #4 #5 #6 #7 #8 #9 #10 #11 #12 #13 #14
n:th DPCH
10 ms
136
10 ms
137
139
p-a
PRACH access slots TX at UE
Preamble Preamble Message part
p-p
p-m
140
141
TDPCH
TPDSCH
143
Downlink
In downlink, the DPCCH and all the DPDCHs carrying CCTrCHs of dedicated type to one UE have the same frame timing. Note: support of multiple CCTrChs of dedicated type is not part of the current release.
Uplink/downlink timing at UE
At the UE, the uplink DPCCH/DPDCH frame transmission takes place approximately T0 chips after the reception of the first detected path (in time) of the corresponding downlink DPCCH/DPDCH frame. T0 is a constant defined to be 1024 chips.
144
S P
145
G2
P-SCH GP S-SCH GS
146
Downlink Modulation
In the downlink, the complex-valued chip sequence generated by the spreading process is QPSK modulated:
cos(t) Re{T} Complex-valued chip sequence from summing operations T Split real & imag. parts Pulseshaping Pulseshaping -sin(t)
Im{T}
147
Table of Contents
Overview of MCC Transport channel related terminologies UL-MCC DL-MCC Some examples
149
Overview of MCC
MCC multiplexing and channel coding
Encoding data stream from MAC and higher layers to offer transport services over the radio transmission link Map transport block data into physical channel data
Overview of MCC
Multiplexing and channel coding (MCC) is
a key procedure in 3GPP PHY to support QoS requirements from upper layers MCC interfaces with the 3GPP MAC layer by transport channels (TrCHs) Different QoS requirements may assign to different transport channels Transport channels are processed and multiplexed into one or more physical channels (PhCHs) by MCC
151
152
153
155
Ex:
{ 40bits, 40bits } , { 80bits, 80bits }, { 160bits, 160bits } { 10ms, convolutional code, rate matching parameter = 1, 8bits CRC }
157
Examples:
DCH1: {20bits, 20bits}, {10ms, convolutional code, rm=2} DCH2: {320bits, 1280bits}, {10ms, turbo code, rm = 3} DCH3: {320bits, 320bits}, {40ms, convolutional code, rm = 1}
158
Ex:
Combination 1
DCH1{20bits, 20bits}, DCH2{320bits, 1280bits} DCH3{320bits,320bits}
Combination 2
DCH1{40bits, 40bits}, DCH2{320bits, 1280bits} DCH3{320bits,320bits}
Combination 3
DCH1{160bits, 160bits}, DCH2{320bits, 320bits} DCH3{320bits,320bits}
Static part
DCH1: {10ms, convolutional code, rm=2} DCH2: {10ms, turbo code, rm = 3} DCH3: {40ms, convolutional code, rm = 1}
159
Transport format set a Transport format set c Transport format set b Transport format set d
160
Slot #0
Slot #1
Slot #14
161
UL-MCC
CRC attachment TrBk concatenation / code block segmentation Channel coding Radio frame equalization 1st interleaving Radio frame segmentation Rate matching TrCH multiplexing Physical channel segmentation 2nd interleaving Physical channel mapping
162
UL-MCC
CRC-attachment
For error detection gCRC24(D) = D24 + D23 + D6 + D5 + D + 1 gCRC16(D) = D16 + D12 + D5 + 1 gCRC12(D) = D12 + D11 + D3 + D2 + D + 1 gCRC8(D) = D8 + D7 + D4 + D3 + D + 1
TrBk
TrBk
163
UL-MCC
TrBk concatenation
TrBk TrBk CRC CRC TrBk CRC TrBk CRC
UL-MCC
Channel coding
For error correction
Turbo-code
Higher error correction capability, long decoding latency Rate = 1/3
Convolutional code
Lower error correction capability, short decoding latency Rate = 1/2 or 1/3
165
UL-MCC
Usage of coding scheme and coding rate
1/3
UL-MCC
Concatenation of encoded blocks Radio frame size equalization
Code block After CC, rate 1/2 Concatenation Of encoded blocks Radio frame size equalization 301 602 16 1236 1236
Assume TTI=8, 1236/8 = 154.5, So we add 4 to let it can be divided by 8
301 602 16
167
UL-MCC
1st interleaving is an inter-frame interleaving scheme Interleaving period is one TTI
10, 20, 40, 80 ms => 1, 2, 4, 8 columns in the interleaving matrix
168
UL-MCC
1st interleaving:
Input bits
0 2 1 3
169
Rate matching
Rate matching performs after radio frame segmentation (per 10ms data)
Nij: number of bits in a radio frame before RM on TrCH i Ndata,j: total number of bits that are available for the CCTrCH RMi: rate matching attribute for transport channel i Ni,j:number of bits that should be repeated/punctured in each radio frame on TrCH i
Z
i, j
i RM m N m , j N data , j m =1 = I RM m N m, j m = 1
Rate matching
Example
Assume 3 TrCH
N0 = 30, RM = 10 N1 = 100, RM = 12 N2 = 20, RM = 13
If Ndata = 180
Z1 = floor(300*180/1760) = 30 : = 0 Z2 = floor((300+1200)*180/1760) = 153 : N1 = 23 Z3 = floor((300+1200+260)*180/1760) = 180 : N2 = 7
If Ndata = 130
Z1 = floor(300*130/1760) = 22 : N0 = -8 Z2 = floor((300+1200)*130/1760) = 110 : N1 = -12 Z3 = floor((300+1200+260)*130/1760) = 130 : N2 = -10
171
Rate matching
How could we decide which bits should be punctured/repeated?
Determine of eini, eplus, eminus e = eini m=1 do while m < Xi (input bit length before RM)
e = e eminus if e <= 0 then
Repeat or puncture xm e = e + eplus
end if
m=m+1
end do
172
Rate matching
Example: eini=3, eminus=2, eplus=5 (Puncturing case)
+5 +5 +5 +5
0100100110
001010
173
UL-MCC
TrCH multiplexing
Serially multiplex different transport channels into a coded composite transport channel (CCTrCH)
2nd interleaving
Intra-frame interleaving Similar with 1st interleaving, but with C2 = 30
174
UL-MCC
TTI=2 TTI=2 TTI=4
TrCH1
Radio frame segmentation Rate matching TrCH1 TrCH1 TrCH1 TrCH1
TrCH2
TrCH2 TrCH2 TrCH2 TrCH2
TrCH3
TrCH3 TrCH3 TrCH3 TrCH3
TrCH1
PhCH
175
DL-MCC
1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.
CRC attachment TrBk concatenation / code block segmentation Channel coding Rate matching 1st insertion of DTX indication 1st interleaving Radio frame segmentation TrCH multiplexing 2nd insertion of DTX indication Physical channel segmentation 2nd interleaving Physical channel mapping
176
Rate Matching
Since DL rate matching is performed before TrCH multiplexing, the RM does not know TF of other transport channel
TrCH1 TrCH1 TrCH2 TrCH2 PhCH size RM in UL case TrCH3 TrCH3 TrCH1 ? PhCH size RM in DL case ? ?
177
Rate Matching
2 solutions in DL-RM
Fixed position
Use the maximum Ni in TFS i for all i as the data size before RM Calculate for Ni as in UL case
Flexible position
Find maximum RMi*Ni,j for all combination j Calculate for Ni
178
Rate Matching
TFCS example
Combination 1: DCH1{20bits, 20bits}, DCH2{320bits, 1280bits} DCH3{320bits,320bits} Combination 2: DCH1{40bits, 40bits}, DCH2{320bits, 1280bits} DCH3{320bits,320bits} Combination 3: DCH1{160bits, 160bits}, DCH2{320bits, 320bits} DCH3{320bits,320bits} Assume RM1 = RM2 = RM3 = 100 (same importance)
Fixed position
Choose N1=160, N2=1280, N3=320 to calculate for Ni
Flexible position
Choose N1=40, N2=1280, N3=320 to calculate for Ni (combination 2)
179
Rate Matching
Normal mode
For frames not overlapping with transmission gap
Compressed mode
Frames overlapping with transmission gap
Frame structure of type A
Slot # (Nfirst - 1) T TF Data1 P CI C transmission gap Slot # (Nlast + 1) T TF PL Data1 P CI C
Data2
PL
Data2
PL
Data2
PL
Data2
PL
180
Rate Matching
Compressed mode by puncturing
Use rate matching algorithm to generate available space for transmission gap We insert p-bits corresponding to the transmission gap length and will be removed later Using slot format A
DTX Insertion
Since the rate matching output is to match the maximum bit number of each TrCH, DTX (discontinuous transmission bits) should be inserted to match the real bit number after TrCH multiplexing
Before RM After RM TrCH1 TrCH1 TrCH2 TrCH2 TrCH3 TrCH3
TrCH MUX
TrCH1
TrCH2
TrCH3 DTX
PhCH size
182
Slot #0
Slot #1
Slot #14
183
184
185
Some Examples
UL DCH example
UL 12.2 kbps data UL 64/128/144 kbps packet data UL 384 kbps packet data
TrCH multiplexing
12.2 kbps data + 3.4 kbps data 64 kbps data + 3.4 kbps data
DL DCH example
DL 12.2 kbps data DL 64/128/144 kbps packet data
TrCH multiplexing
12.2 kbps data + 3.4 kbps data
186
TrC h # b
N TrC H b
T rC h # c
N TrC H c
Ta il b it a tta c h m e n t*
N TrC H a
12 Ta il
N TrC H b Ta il N TrC H b 8 * N T rC H b/ 1 0 3
N TrC H c Ta il N TrC H c 8 * N T rC H c/ 6 0
N TrC H a+ 1 2
3 * ( N T rC H a + 2 0 )
3 * ( N T rC H b+ 8 * N T rC H b/ 1 0 3 )
2 * ( N T rC H c+ 8 * N T r C H c/ 6 0 )
3 * ( N T rC H a + 2 0 )
3 * ( N T rC H b+ 8 * N T rC H b / 1 0 3 )
2 * ( N T rC H c+ 8 * N T r C H c/ 6 0 )
R a d io fra m e s e g m e n ta tio n R a te m a tc h in g
3 * ( N T rC H a + 2 0 ) + 1 * N T rC H a / 8 1
3*( N T r C H b + 8 * N T rC H b/ 1 0 3 ) + 1 * N T rC
2 * ( N T rC H c+ 8 * N T r C H c/ 6 0 )
#1a
N RFa
#2b
N RFa
#1b
N RFb
#2b
N RFb
#1c
N RFc
#2c
N RFc
#1a
#2b
#1b
#2b
_1c
#1c
2c
#2c
N R F b+ N R M _1b N R F b+ N R M _2b
N R F c+ N R M N R F c+ N R M _
N R F a = [ 3 * ( N T rC H a + 2 0 )+ 1 * N T rC H a /8 1 ] /2 N R F b= [ 3 * ( N T rC H b+ 8 * N T rC H b/ 1 0 3 ) + 1 * N T rC H b/ 1 0 3 ] /2 N R F c= N T rC H c+ 8 * N T rC H c/ 6 0
T o T rC h M u ltip le x in g
* C R C a n d ta il b its fo r T r C H # a is a tta c h e d e v e n if N T rC ha= 0 b its s in c e C R C p a r ity b it a tta c h m e n t fo r 0 b it tr a n s p o r t b lo c k is a p p lie d .
187
CRC
336 16
T rB k c o n c a te n a tio n
B T rB k s (B = 0 , 1 , 2 , 4 , 8 , 9 )
T u r b o c o d in g R = 1 /3
352* B
T a il b it a tta c h m e n t
1056* B
T a il 1 st in te r le a v in g R a d io fra m e s e g m e n ta tio n
1056* B 1 2 * B /9
1 0 5 6 * B + 1 2 * B /9
#1
R a te m a tc h in g
( 1 0 5 6 * B + 1 2 * B /9 )/2
#2
(1 0 5 6 * B + 1 2 * B /9 )/2
#1
(1 0 5 6 * B + 1 2 * B /9 )/2 + N
RM 1
#2
( 1 0 5 6 * B + 1 2 * B /9 ) /2 + N
RM 2
T o T rC h M u ltip le x in g
188
CRC
336 16
T rB k c o n c a te n a tio n
B T rB k s (B = 0 , 1 , 2 , 4 , 8 , 1 2 , 2 4 )
C o d e b lo c k s e g m e n ta tio n
176* B
352* B
176* B
T u rb o c o d in g R = 1 /3
T a il b it a tta c h m e n t
528* B
528* B
T a il 1 st in te r le a v in g R a d io fra m e s e g m e n ta tio n
528* B 1 2 * B /2 4 528* B
T a il
1 2 * B /2 4
1 0 5 6 * B + 2 4 * B /2 4
#1
R a te m a tc h in g
(1 0 5 6 * B + 2 4 * B /2 4 )/2
#2
(1 0 5 6 * B + 2 4 * B /2 4 )/2
#1
(1 0 5 6 * B + 2 4 * B /2 4 )/2 + N
RM 1
#2
(1 0 5 6 * B + 2 4 * B /2 4 )/2 + N
RM 2
T o T rC h M u ltip le x in g
189
TrCH multiplexing
#1a #1b #1c #1 #2a #2b #2c #2 #1a #1b #1c #3 #2a #2b #2c #4
2nd interleaving Physical channel mapping 60 ksps DPDCH CFN=4N CFN=4N+1 CFN=4N+2 CFN=4N+3
600 600 600 600
190
64 kbps data #1 TrCH multiplexing #1 2nd interleaving Physical channel mapping 240 ksps DPDCH CFN=4N CFN=4N+1 CFN=4N+2 #1 #2 #2 #3 #3 #2 #3 #4 #1 #2
#4
#4
CFN=4N+3
191
T rC h # b
N CRC
TrC H b
T rC h # c
N
TrC H c
T a il b it a tta c h m e n t*
TrC H a
12 Ta il
TrC H b
N Ta il
TrC H c
Ta il N
TrC H c
C o n v o lu tio n a l c o d in g R = 1 /3 , 1 /2 R a te m a tc h in g
TrC H a+ 1 2
TrC H b
8*N
T rC H b/ 1 0 3
8* N
T rC H c/ 6
3 * (N
TrC H a+
20)
3 * (N
TrC H b+
8* N
T rC H b/ 1
03)
2 * (N
TrC H c+
8* N
T rC H c/ 6
0)
In s e rtio n o f D T X in d ic a tio n
3 * (N
TrC H a+
2 0 )+ N
RM a
3 * (N N
TrC H b+
TrC H b/1
8* 0 3 )+ N RM
2 * (N
b
TrC H c+
TrC H c/6
8* 0 )+ N R M
3 * (N
TrC H a+
2 0 )+ N
R M a+
D I1
st
in te rle a v in g
TrC H b/1
3 * (N TrC H b+ 8 * 0 3 )+ N R M b+ N
D Ib
TrC H c/6
2 * (N TrC H c+ 8 * 0 )+ N R M c+ N
D Ic
R a d io fra m e s e g m e n ta tio n
3 * (N
TrC H a+
2 0 )+ N
R M a+
D I1
TrC H b/1
3 * ( N TrC H b+ 8 * 0 3 )+ N R M b+ N
D Ib
TrC H c/6
2 * (N TrC H c+ 8 * 0 )+ N R M c+ N
D Ic
#1a
N
RFa
#2a
N
RFa
#1b
N
RFb
#2b
N
RFb
#1c
N = [3 * (N = [3 * (N = [2 * (N
T rC H a + TrC H b+ T rC H c+ RFc
#2c
N
RFc
N N N
RFa
20) +N 8* N 8* N
RM a+
D Ia ] / 2 R M b+
RFb
T rC H b / 1 TrC H c/6
0 3 )+ N 0 )+ N
D Ib]
/2
RFc
R M c+
D Ic]
/2
T o T rC h M u ltip le x in g
* C R C a n d ta il b its fo r T rC H # a is a tta c h e d e v e n if N b lo c k is a p p lie d .
T rC ha=
192
C R C
336 16
T rB k c o n c a te n a tio n
B T rB k s (B = 0 , 1 , 2 , 4 , 8 , 9 )
T u r b o c o d in g R = 1 /3
352* B
T a il b it a tta c h m e n t
1056*B
T a il R a te m a tc h in g
1056*B 1 2 * B /9
1 0 5 6 * B + 1 2 * B /9 + N
R M
st
in te rle a v in g
1 0 5 6 * B + 1 2 * B /9 + N
R a d io fra m e s e g m e n ta tio n
R M
#1
(1 0 5 6 * B + 1 2 * B /9 + N
R M
#2
)/2 (1 0 5 6 * B + 1 2 * B /9 + N
R M
)/2
T o T rC h M u ltip le x in g
193
T rCH m ultiplexing
#1a #1b #1c #1 #2a #2b #2c #2 #1a #1b #1c #3 #2a #2b #2c #4
2nd interleaving
510 1 2 15 1 2 510 15 1 2 510 15 1 2 510 15
30 ksps D PCH
slot
CFN=4N
slot
CFN=4N+1
slot
CFN=4N+2
slot
194