Вы находитесь на странице: 1из 39

AES_Report

by Varun Selvaraj

WORD COUNT CHARACTER COUNT

11930 63759

TIME SUBMITTED PAPER ID

10-MAY-2013 10:25PM 325614375

AES_Report
ORIGINALITY REPORT

12 %
SIMILARITY INDEX

8%
INTERNET SOURCES

6%
PUBLICATIONS

6%
STUDENT PAPERS

PRIMARY SOURCES

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Student Paper

Internet Source

Internet Source

Publication

Publication

Internet Source

Internet Source

Internet Source

Internet Source

Internet Source

Internet Source

Publication

Publication

Student Paper

3% netlab.cs.iitm.ernet.in 2% www.wakecomp.com 1% Kumar, Mohit, and Apoorva Singhal. "Efficient implementation of Advanced Enc 1% M. Goessel. "Low cost concurrent error detection for the advanced encryption 1% en.wikipedia.org < 1% wwwspies.informatik.tu-muenchen.de < 1% www.angelfire.com < 1% web.info.uvt.ro < 1% cryptome.sabotage.org < 1% cosy.univ-reims.fr < 1% Khushboo Sewak. "FPGA implementation of 16 bit BBS and LFSR PN seque < 1% Basu, Debjani, Dipak K. Kole, and Hafizur Rahaman. "Implementation of AES < 1% Submitted to Texas A & M University, Kingville < 1% putty.org.ru < 1%
Submitted to CSU, San Jose State University

15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Internet Source

Publication

Internet Source

Internet Source

Publication

Internet Source

Student Paper

Internet Source

Publication

Internet Source

Internet Source

Publication

Internet Source

Internet Source

Publication

Internet Source

Publication

Internet Source

Internet Source

< 1% Ligon, Jeffrey Todd. "The Use of Locally Invertible Convolutional Encoders for < 1% www.ijaest.iserp.org < 1% cactus.fi.uba.ar < 1% Sallai, Janos. "Collision forecasting: A low-power MAC with traffic and power s < 1% www.lps.usp.br < 1% Submitted to Higher Education Commission Pakistan < 1% leto.net < 1% Nazar A. Saqib. "Two Approaches for a Single-Chip FPGA Implementation of < 1% adonix.microelectronic.e-technik.tu-darmstadt.de < 1% www.ece.unm.edu < 1% Modlin, Cory. "Error Control Coding in DSL Systems", Fundamentals of DSL T < 1% payswarm.com < 1% www.kuis.edu.my < 1% Atigadda, Prasanna Lakshmi. "Hardware implementation of Rijndael encryption < 1% www.drchaos.net < 1% Kris Gaj. "FPGA and ASIC Implementations of AES", Cryptographic Engineer < 1% www.csie.mcu.edu.tw < 1% forum.codenet.ru < 1%

34 35 36

Internet Source

Publication

Publication

< 1% informatik.uibk.ac.at < 1% Zheng Gong. "KLEIN: A New Family of Lightweight Block Ciphers", Lecture N < 1% Carlos De Araujo. "A Neural Key Generator for a Public Block Cipher", 2006 < 1%

EXCLUDE QUOTES

OFF

EXCLUDE MATCHES

OFF

EXCLUDE BIBLIOGRAPHY OFF

Вам также может понравиться