Abstract:

With the increase in silicon densities, it is becoming feasible for multiple compression systems to be implemented in parallel onto a single chip. A 32-BITsystem with distributed memory architecture is based on ha ing multiple data compression and decompression engines wor!ing independently on different data at the same time. This data is stored in memory distributed to each processor. The ob"ecti e of the pro"ect is to design a lossless parallel data compression system which operates in high-speed to achie e high compression rate. By using #arallel architecture of compressors, the data compression rates are significantly impro ed. Also inherent scalability of parallel architecture is possible. The main parts of the system are the two $matchpro based data compressors in parallel and the control bloc!s pro iding control signals for the %ata compressors, allowing appropriate control of the routing of data into and from the system. &ach %ata compressor can process four bytes of data into and from a bloc! of data e ery cloc! cycle. The data entering the system needs to be cloc!ed in at a rate of 'n bytes e ery cloc! cycle, where n is the number of compressors in the system. This is to ensure that ade(uate data is present for all compressors to process rather than being in an idle state.

DEPT of TCE

Page 1

Introduction:
At present there is an insatiable demand for e er-greater bandwidth in communication networ!s and fore er-greater storage capacity in computer system. This led to the need for an efficient compression techni(ue. The compression is the process that is re(uired either to reduce the olume of information to be transmitted) te*t, fa* and images or reduce the bandwidth that is re(uired for its transmission) speech, audio and ideo. The compression techni(ue is first applied to the source information prior to its transmission

Features:
+ ,ew ersion targets $ilin* -'.-/ de ices at 011 234 and 0'1 234 respecte ely. Throughput of '11 2bytes.second and /51 2bytes.second in these de ices. + 3igh-speed lossless data compressor supports compression and decompression in a single 6#7A. + Altera A#&$218& prototype implementation a ailable on #9I board. + Throughput up to 211 2bytes.second compression.decompression with low latency clocking at 50 MHz on a APEX FPGA. F ll!" #le$ o#e%ation ena&le' 'i( ltaneo ' co(#%e''ion)"eco(#%e''ion fo% a co(&ine" #e%fo%(ance of *00 M&yte')'. F ll!" #le$ a%c+itect %e ena&le' 'elf!c+ecking te't (o"e 'ing C,C -Cyclic ,e" n"ancy C+eck. co"e'. /0!&it +ig+!#e%fo%(ance co#%oce''o%!'tyle inte%face. F lly containe" /0!&it a%c+itect %e "oe' not %e1 i%e any e$te%nal co(#onent' an" ' ##o%t' o#e%ation on &locke" "ata. Ea'y (ig%ation to A23C tec+nology ena&le' /!5 ti(e' inc%ea'e in #e%fo%(ance. Co(#%e''ion %atio co(#a%a&le to HiFn 452 an" 36M A4DC 'ing
DEPT of TCE Page 0

co(#a%a&le "ictiona%y 'ize'.

Applications:
9omputer systems ,etwor!ing products %ata logging e(uipment :emote sensing applications 3igh performance storage de ices

DEPT of TCE

Page /