Академический Документы
Профессиональный Документы
Культура Документы
The way around this is to consider small signals approaches again, much like what we did in the diode But first, lets look at the large signal response.
Large Signal
A very common configuration for a MOSFET is called a common-source (cs) circuit. This circuit can be operated in two different modes:
Small signal amplifier Switch
We will explore over what values of inputs the circuit will act as one or the other. We can surmise what the ranges will be though:
Large for switching because we want either a lot of current or none. Small, with a DC offset for amplification
Transfer Curve
Since this circuit outputs a voltage for an input voltage, we can devise a transfer curve for it. The curve is considerably more complicated that those we saw in the past because it passes through three regions:
In cutoff, no current flows, thus the voltage at the drain is pinned to VDD When the channel does start to conduct, it will be in saturation (This is almost universally true) With a large enough bias at the gate, the triode condition (VGSVt>VDS) is satisfied and the circuit enters the third region.
We can see how a small input signal, with a DC offset could have an amplified output
Lights On
In the Triode region, we should expect this increasing rate of change in the slope to end. There is a minimum voltage that can be obtained from the negative power supply. But for that to happen, we would need an infinite gate voltage because the channel resistance would have to be zero. Of course even an infinite gate voltage wouldnt cut it, the channel will always have some resistance!
AV
dvO dvI
v I =VIQ
Note that the slope is negative and as such the amplifier is inverting
Inverter
We can apply what we just learned to making a very simple (but powerful) switch. If we operate this circuit in cutoff and triode, what happens to the output? Cutoff:
iD=0, thus no voltage drop across RD. Output is high (VDD) No power consumed
Inverter II
In triode, we want to operate with the highest gate bias possible... With VDD applied:
iD = k n W 2 (VGS Vt )VDS VDS L
vo = VDD iD RD