Академический Документы
Профессиональный Документы
Культура Документы
Select a project location and name. For this tutorial we will name the project decoder.
Click Next.
Select the device family, device, package, and speed grade, as shown here: Click Next.
4
Select VHDL Module and enter decoder as the file name: Click Next.
5
Specify the inputs and outputs for the decoder. We have one 3-bit input (sel) and one 8-bit output (y) Click Next.
6
Click Next.
On the Project Navigator window, Click on the decoder.vhd tab below the summary window, or double-click on decoder behavioral in the top left Sources pane. 11
Using VHDL, describe the behavior for a 3-to-8 decoder. Dont worry about the code yet, you will learn its details soon
12
The PACE editor will load as seen above Select Package View at the bottom of the right pane (this simply gives a better view of the physical FPGA package)
14
Enter the pin names for each signal in the Design Object List at the left as shown here: Click File > Save followed by File > Exit.
15
Note: You may notice that the items listed in the Processes pane have changed. The Processes pane shows the actions that can be run on the file that is currently selected in the Sources pane. Select the decoder-behavioral source to get the same actions that were previously shown.
16
You can then view the UCF file by double-clicking Edit Constraints (Text) in the Project Navigator:
17
Double-click on Generate PROM, ACE, or JTAG File under Generate Programming File in the Processes pane of Xilinx -ISE window. You will notice that Project Navigator will execute the steps listed above Generate Programming File (Synthesis and Implement Design) and mark them with a green checkmark as they complete.
18
Select the appropriate PROM (which is xcf / xcf02s for this board) from the dropdown menus and click Add and click Next.
20
Click OK.
21
Click No.
Click OK.
22
23
24
Save the configuration under a filename such as decoder_prom.ipf, but do not use the default filename of decoder.ipf (remember this filename). You can now close iMPACT.
Click YES.
25
Click Ok to apply these settings. Now, anytime you double-click Generate PROM, ACE or JTAG File, the PROM file will be automatically created.
26
Make sure that your JTAG cable is plugged into your PC and the board, and that the board is powered up.
Right-click on Generate Programming File in the Processes pane and select Properties.
27
In the Process Properties window that opens, select the Startup Options tab. Change the CCLK to JTAG Clock in the FPGA Start-Up clock property. Make sure the other options look like shown here Click Ok.
28
29
In the iMPCAT window; double click on the Boundary Scan under the Flows pane.
30
31
Click Open.
32
Select the decoder_prom.mcs file that you generated and click Open.
33
Right-click on the FPGA (xc3s200) and select Program. The following dialog will appear:
34
36
Right-click on the PROM and select Program. The following dialog will appear:
37
Make sure that Erase Before Programming and Verify are both checked. Then click Ok.
38
39
If somehow you get the following problem: Problem: Whenever you double-click Generate PROM, ACE, or JTAG File, iMPACT will not show you the dialogs to create the PROM file as shown in Part 2. Solutions: There are two workarounds to this problem: (1) delete any *.ipf files in the projects directory before you try to generate a PROM file, or (2) when iMPACT opens, select File New and select Prepare Configuration Files, then follow the steps as described in Part 2.
40
References
Spartan 3 Information (including User Manual): http://www.xilinx.com/products/silicon_solutions/fpgas/spartan_series/spartan3_fpgas/index.htm
Special thanks to James Duckworth and Hauke Daempfling for the tutorial. For more information: http://ece.wpi.edu/~rjduck/ece574.htm
41