Академический Документы
Профессиональный Документы
Культура Документы
On behalf of the Organizing and the Steering Committee, we have the great pleasure in welcoming all of
you to the Design of Circuits and Integrated Systems Conference, DCIS 2009. This is the 23th DCIS.
The Conference is being held in the old Building of the Universidad de Zaragoza, the Paraninfo. This
Building is very conveniently located in the centre of the city of Zaragoza.
The Program Chairs and the Program Committee have prepared a rich and very interesting program
following the same scheme of previous conferences. Each day of the conference a plenary session is
scheduled. This year we have invited one academic researcher, Wouter Serdijn from TUDelft and two
industry researches Andreia Cathelin from ST microelectronics and José Ramón García from Bosh
Siemens Hausgeräte.
This Year the conference has been affected by the world economic crisis. Less than one hundred papers
have been presented, but the quality of all of them is very high. The blind reviewers have given high
scores to almost all of them, and the Steering Committee has rejected very few papers.
Because of the economic crisis, the Organizing Committee have done a great effort to keep the inscription
fees low and negotiating very low prices with the recommended hotels.
Last year a World Exhibition took place in Zaragoza. The city has changed its urban panorama. New
bridges over the Ebro river, new airport terminal and new river sides parks and terraces are
infrastructures that have left the World Expo in the city.
The Organising Committee wishes to the conference attendants a fruitful work in the DCIS 2009 and a
good and enjoyable stay in Zaragoza.
Opening Session.
Chaired by Armando Roy
Invited Talk:
Chaired by Armando Roy
Induction cookers market is growing very fast. Power electronics plays an important role in this field. The
principles of induction cookers and the market evolution is discussed. A comparison between the most
succesfull topologies and controls is shown. Trends in electronic developments for this field is analysed.
HOME
RF IC Design I
Chaired by José M. de la Rosa (IMSE-CNM,CSIC) and Arturo Mediano (U. Zaragoza)
1. A DUAL-GAIN LNA WITH INTEGRATED ANTENNA SENSOR FOR HIGH SENSITIVITY APPLICATIONS
Aitor Juanicorena, Unai Alvarado, Guillermo Bistué, Joaquín De Nó, Juan Meléndez
• This paper presents a dual-gain LNA with integrated antenna sensor for GPS and GALILEO navigation systems. The integrated sensor detects if the receiver
antenna is either active or passive and generates either a control voltage, which can directly drive the gain switching stage of the LNA, or the signal to be sent to the
DSP in order the gain to be selected in the digital domain. The amplifier has been fabricated in a standard 0.35 μm SiGe BiCMOS process and consumes 8 mA from
a 3 V supply. It provides a power gain of 18 dB and a noise figure of 3.3 dB for the high gain mode of operation. A measured -11 dBm IIP3 makes this LNA suitable
for high sensitivity applications such as Global Navigation Satellite Systems (GNSS).
2. A MULTIBAND LNA WITH SWITCHED LOADS AND WIDEBAND INPUT IMPEDANCE MATCHING
Gustavo Pérez Ruiz, Sunil L. Khemchandani, Roberto Díaz Ortega, Rubén Pulido Medina, Dailos Ramos Valido, Javier Del Pino Suárez
• A fully-integrated multiband low noise amplifier topology is proposed. This configuration combines a wideband input impedance with two switched resonant circuits in
the load of the amplifier. The use of reactive matching is extended to wide bandwidths using the impedance property of LC-ladder filters. The proposed multiband
LNA is implemented in BiCMOS 0.35 µm process. Simulations, including technology parasitics, show a maximum gain of 16 and 12 dB at 1.8 and 2.4 GHz
respectively. The minimum NF for both frequencies are 2.5 and 3.4 dB, and the input IP3 at 1.5 GHz is 1.5 dBm. The chip size is 0.771 × 0.848 mm2 and the total
power consumption is 16 mW without the output buffer at the DC voltage supply of 3.3 V
4. A 2.5 GB/S CMOS TRANSIMPEDANCE AMPLIFIER WITH WIDE INPUT DYNAMIC RANGE
Francisco Aznar, Wolfgang Gaberl, Horst Zimmermann, Santiago Celma, Belen Calvo
• A new transimpedance amplifier (TIA) for 2.5 Gbit/s optical communications is presented in this paper. The conventional structure for the TIA with an inverting voltage
amplifier and a feedback resistor is improved, incorporating a new technique to prevent the TIA saturation at high input currents, enhancing the input dynamic range.
Post-layout results show an optical sensitivity of -30 dBm for a BER = 10-12 and a maximum input current of 1 mApp, what leads to an optical power dynamic range
above 27 dB. The power consumption, realized in a standard 90 nm CMOS process, is only 4.3 mW with single supply voltage of 1 V.
HOME
Embedded Design & SoC
Chaired by by José Silva Matos (U. Porto) and Luis A. Barragán (U. Zaragoza)
2. DESIGN OF AN INTEGRATED LIQUID LENS FOR DRIVER A VISION SYSTEM OF AN ENDOSCOPIC CAPSULE
Lluís Freixas, Oscar Alonso, Angel Dieguez
• The paper describes the electronics used to drive a liquid lens for a vision system of an endoscopic capsule. The liquid lens ARCTIC 416 works with high voltage
signals. For this reason the driver integrates a boost converter to generate a supply voltage of 50 V from 3.3 V. An H-Bridge is the main block of the driver to drive the
liquid lens. The H-Bridge transistors are controlled with specific level-shifters. An integrated 5 V Dickson charge pump is integrated to feed the level-shifters acting on
the LV part of the H-bridge. Voltages to drive the level-shifters acting on the HV part of the H-Bridge are obtained from the boost. An ASIC has been fabricated to test
the liquid lens driver designed.
HOME
Industrial Applications
Chaired by Abelardo Martínez Iturbe (U. Zaragoza) and Estanislao Oyarbide (U. Zaragoza)
HOME
RF IC Design II
Chaired by José Machado da Silva (FEUP/INESC Porto) and J.M. López Villegas (U. Barcelona)
4. LOW POWER CONSUMPTION MIXER BASED ON CURRENT CONVEYOR FOR WIRELESS SYSTEMS
Roberto Díaz Ortega, Albano Castillo García, Hugo García Vazquez, Dailos Ramos Valido, Sunil Lalchand Khemchandani, Javier Del Pino
Suárez
• This paper presents a design of a low power consumption mixer based on a switching quad and a transimpedance current conveyor stage. This mixer has
been implemented in a 0.35 µm CMOS process. The whole mixer draws 580 µA from the ±1.65V voltage supply, with a total gain of 23.2 dB, a noise figure around
31.26 dB and an IIP3 of 0 dBm. The developed mixer is suitable for the most usual wireless communications standards like DVB-H,WiFi, Bluetooth etc…
HOME
Modelling, Simulation and Synthesis
Techniques I
Chaired by Alkis Hatzopoulos (Aristotle Univ. of Thessaloniki) and Carlos Bernal (U. Zaragoza)
2. TAKING INTO ACCOUNT SWITCHING EVENTS IN FIXED TIME-STEP VHDL SIMULATION OF POWER
ELECTRONIC CIRCUITS
Luis A. Barragán, Denis Navarro, Isidro Urriza, José I. Artigas, Óscar Lucía, José M. Burdío
• Digital controllers implemented in an FPGA for switching power converters are becoming an important alternative to the traditional analog solutions. It is assumed that
the digital controller is described using a hardware description language and that the simulation as a whole of the digital controller with the power electronic circuit is
done in an HDL simulator. This work shows how to take into account switching instants in a fixed time-step VHDL simulation of the power electronic converter. It is
analyzed how this strategy allows increasing the simulation time step while maintaining accuracy.
HOME
Low Power Design
Chaired by Manuel Delgado Restituto (U. Sevilla)
1. A NOVEL SWITCHED CAPACITOR FREQUENCY TUNING TECHNIQUE FOR CONTINUOUS-TIME GM-C FILTERS
Trinidad Sanchez Rodriguez, Fernando Muñoz Chavero, Antonio Torralba Silgado, Ramon Gonzalez Carvajal
A novel approach for the automatic frequency tuning of Continuous Time Filters is presented. This approach is based on a switched capacitor
circuit and only needs three capacitors, some switches and a replica transconductor to adjust the pole frequency of the filter. Despite the
simplicity of the scheme, the accuracy of the proposed system is under 1% of frequency error. To evaluate the idea a version of the circuit
has been designed in a 0.5 µm CMOS technology with a 3.3 V power supply and simulation results are provided.
3. EFFECT OF THE CAPACITORS IN THE INPUT IMPEDANCE OF UHF RFID PASSIVE TAGS
Andoni Beriain, Alexander Vaz, Ivan Rebollo, Alejandro Asensio, Iñigo Gutiérrez
• The voltage multiplier is one of the key factors in the range definition of UHF RFID passive systems. The effect of the voltage multiplier input impedance in the system
range is presented. Different impedance models found in the bibliography are shown and evaluated. The effect in the input impedance of different capacitor-to-
substrate in the voltage multiplier is simulated. The effect of the capacitor technology/size selection in the input impedance is demonstrated and is used to suggest
the use capacitors with low capacitor-to-substrate looses in order to improve the system range.
4. TUNABLE CLASS AB CMOS GM-C CHANNEL FILTER FOR A BLUETOOTH ZERO-IF RECEIVER
Coro Garcia-Alberdi, Lucia Acosta, Antonio Lopez-Martin, Jaime Ramirez-Angulo, Ramon G. Carvajal
• A novel tunable third order low-pass Gm-C filter is introduced. Programmable transconductors operating in class AB have been used for its implementation hence
featuring low quiescent power consumption. The operation in class AB is achieved using quasi-floating gate transistors. This filter is suitable for channel filtering of
highly integrated, ultra low power wireless receivers e.g. for Bluetooth and Zigbee. Measurement results for a test chip prototype in a low-cost 0.5um standard CMOS
process are presented.
HOME
Modelling, Simulation and Synthesis
Techniques II
Chaired by Linda Milor (Georgia Tech.)
1. COMPLETE OPTIMAL EDP TRADEOFF CURVE BASED IN GATE SIZING, VDD AND VTH TUNING AND LINEAR
PROGRAMMING
J. Sosa, Saeid Nooshabadi, Juan-A. Montiel-Nelson, H. Navarro, J.C. Garcia-Montesdeoca
• In this paper, we present a novel methodology to obtain the complete tradeoff curve of Energy Delay Product (EDP). It is based on a iterative algorithm that first
obtain the minimum EDP design point and then traces the complete optimal tradeoff curve. We apply our methodology to ISCAS'99 benchmark circuits. The target
technology is the commercial standard cell library of 65nm from ST Microelectronics. Results and comparisons demonstrate the usefulness of our methodology.
3. A QUICK AND EFFICIENT CAPACITANCE EXTRACTION METHOD FOR ANALYTICAL DELAY MODELS IN
NANOMETER CMOS ICS
Salvador Barceló, José Luis Rosselló, Jaume Segura
• With CMOS features shrinking down to the nanometer regime and the increasing impact of parameter variations, accurate delay estimation is becoming a complex
task in design closure and test planning. Given the complexity of today ICs, critical path determination and accurate delay estimation requires precise models that
capture both the device and interconnect characteristics. These models must also yield a quick delay computation to fulfill the design-cycle timing. Accurate analytical
models have been shown to be a valid alternative for delay estimation, and most of the published techniques include input-output gate capacitance as an input
parameter. Given the voltage dependence of such capacitances (due to the logic gate contribution), accurate parasitic capacitance estimation is key for accurate
delay estimation. Such a calculation must provide an effective value whose computation method does not add on the overall delay estimation. In this work we present
a very simple and effective method to extract the effective gate input and output capacitance values for any component of the CMOS library. These capacitances are
computed from electrical simulations, and are calculated once for each library component. Results from a 130nm and 90nm technologies show the validity and
affectivity of the method.
4. THE EKV CMOS EQUATIONS AS A COMPACT MODEL FOR SIMULATING A VARIETY OF FET BASED NANO
DEVICES
Teresa Serrano Gotarredona, Bernabe Linares Barranco, Guillaume Agnus, Vincent Derycke, Jean-Phillipe Bourgoin, Dominique Vuillaume
• In this paper we explore the possibility of using the equations of a well known compact model for CMOS transistors as a parameterized compact model for a variety of
FET based nano-technology devices. This can turn out to be a practical preliminary solution for system level architectural researchers, who could simulate
behaviorally large scale systems, while more physically based models become available for each new device. We have used a four parameter version of the EKV
model equations and verified that fitting errors are similar to those when using them for standard CMOS FET transistors. The model has been used for fitting
measured data from three types of FET nano-technology devices obeying different physics.
HOME
Testability & Test Techniques
Chaired by Luz Balado (U. Politècnica de Catalunya) and Miquel Roca (U. Illes Balears)
HOME
Invited Talk
Wouter Serdijn
(Delft University of Technology, The Netherlands)
Induction In the design process of wearable and implantable medical devices (WIMDs), such as pacemakers, cochlear implants
and neurostimulators, the trade off between performance and power consumption is a delicate balancing act and yet today’s
devices all fall short on one or more of the following aspects: number of electrodes, ability to detect morphological features of the
incoming signal, ability to generate a variety of impulses in a closed-loop (thus adaptive) fashion, ability to transmit and receive
reliably over a radio-harsh, signal-blocking radio channel, power consumption, and form factor.
Most of these shortcomings originate from the way the current sensor, pulse generator and transceiver electronics, are specified,
designed and tested: in the time or frequency domain; they are therefore successful in the creation and analysis/detection of
artificial signals, such as square and sinusoidal waves as, e.g., occur in various communication systems (e.g., for mobile
telephony, fiber-optic communication, etc.). However, they are less successful in dealing with more natural signals, such as the
non-stationary electrophysiological signals entering WIMDs.
In this presentation we will cover some recent techniques to deal with the acquisition and generation of electrophysiological
signals and to provide reliable communication through the body. We will discuss analog wavelet filters and signal-specific analog-
to-digital converters that preserve the main features of the signal while removing noise and interference. It will be shown how
analog pre- or post-processing can lead to tremendous gains in power efficiency because of the exploitation of analog primitives
for computation..
HOME
Analog & Mixed-Signal IC Design (I)
Chaired by Antonio López Martín (U. Pública de Navarra) and Manuel Delgado Restituto (U. Sevilla)
HOME
MEMs
Chaired by Arantxa Uranga (U. Autònoma de Barcelona) and María Villarroya Gaudó (U. Zaragoza)
HOME
Failure Analysis & Reliability
1. CIRCUIT RELIABILITY SIMULATION INCLUDING MOSFET RELATED VARIABILITY AND WEAR-OUT EFFECTS
Javier Martin-Martinez, Rosana Rodriguez, Montse Nafria, Xavier Aymerich
• With the continuous transistor scaling, device mismatch related to intrinsic process variability increases and becomes one of the most important problems to be faced
during circuit design. In addition, gate oxide wear-out (induced by the high electric fields in the device) strongly affects the device reliability and adds a time
dependence to device mismatch. In this work, the impact on circuit functionality of process variability and gate oxide degradation is studied. Firstly, CMOS inverters
have been electrically stressed to experimentally study the effect of the gate oxide damage on the NMOS and PMOS transistor characteristics and circuit response.
Secondly, a methodology based on combined SPICE and Monte Carlo simulations is presented to analyse the time-dependent variability at device and circuit levels,
which has allowed to reproduce the experimental data. Finally, using the proposed methodology, the influence of the process variability and gate oxide wear-out on
the functionality of an amplifier circuit was investigated.
3. DATA RETENTION FAILURES IN SRAMS CAUSED BY LOWERING THE POWER SUPPLY VOLTAGE
Elena Ioana Vatajelu, Joan Figueras
• With the shift towards nanometric technologies the need of smaller and power efficient operating memories is very stringent. In order to achieve power efficient
operation the leakage has to be substantially reduced and this can be achieved by lowering the supply voltage. In these conditions, operating under process-voltage-
temperature (PVT) variations, a non-defective memory in standby can experience failures. The paper analysis the impact of reducing the supply voltage on the
robustness of a 6-transistors Static Random Access Memory (6T-SRAM). The Static Noise Margin (SNM) is evaluated analytically and compared with HSPICE
simulations for 65nm and 45nm Berkeley Predictive Technology Models (BPTM). The impact of process and temperature variations is evaluated using corner and
Monte Carlo analysis. Our results show that a well designed non-defective, robust memory, operating at low supply voltage, under process and temperature
variations can experience failures during the memorization phase of the device.
HOME
Analog & Mixed-Signal IC Design (II)
Chaired by José Luis Ausín (U. Extremadura) and Eduard Alarcon (U. Politècnica de Catalunya)
HOME
Bioinspired Systems &
Integrated Sensors
Chaired by Atila Herms (U. Barcelona) and Gustavo Liñán-Cembrano (IMSE-CNM, CSIC)
4. DIGITAL MAPPING OF A REALISTIC SPIKE TIMING PLASTICITY MODEL FOR REAL-TIME NEURAL
SIMULATIONS
Bilel Belhadj, Jean Tomas, Yannick Bornat, Adel Daouzli, Olivia Malot, Sylvie Renaud
• We develop the major steps taken to map a realistic spike timing-dependent plasticity (STDP) model into digital hardware architecture. Several types of mappings are
implemented and tested on FPGA device. We compare their applicability to a real-time spiking neural network (SNN) simulator running in biological time-scale.
HOME
Vision & Image Processing
Chaired by Roberto Sarmiento (IUMA) and Francisco Serra-Graells (IMB-CNM, CSIC)
3. LOW POWER LVDS TRANSCEIVER FOR AER LINKS WITH BURST MODE OPERATION CAPABILITY
Carlos Zamarreño-Ramos, Teresa Serrano-Gotarredona, Bernabé Linares-Barranco
• This paper presents the design and simulation of an LVDS transceiver intended to be used in serial AER links. Traditional implementations of LVDS serial interfaces require a continuous data
flow between the transmitter and the receiver to keep the synchronization. However, the serial AER-LVDS interface proposed in [2] operates in a burst mode, having long times of silence
without data transmission. This can be used to reduce the power consumption by switching off the LVDS circuitry during the pauses. Moreover, a fast recovery time after pauses must be
achieved to not slow down the interface operation. The transceiver was designed in a 90 nm technology. Extensive simulations have been performed demonstrating a 1 Gbps data rate
operation for all corners in post-layout simulations. Driver and receiver take up an area of 100x215 um2 and 100x140 um2 respectively.
4. IMPROVED AER CONVOLUTION CHIP FOR VISION PROCESSING WITH HIGHER RESOLUTION AND NEW FUNCTIONALITIES
Luis Alejandro Camuñas-Mesa, Alejandro Linares-Barranco, Antonio Acosta-Jiménez, Teresa Serrano-Gotarredona, Bernabé Linares-Barranco
• We present a new neuromorphic fully digital convolution microchip for Address Event Representation (AER) spike-based processing system. This chip computes 2-D convolutions with a
rogrammable kernel in real time. Previously, we designed and tested another convolution chip with a size of 32 x 32 pixels [1] and, based on the information obtained from this test, we have
designed a new chip with larger resolution (64 x 64 pixels), improved behavior and new functionalities included. This chip receives and generates data in AER format, which is an
asynchronous protocol, implementing the convolution of the input images with a programmable kernel. The most important new functionality included in this chip is the multikernel capability,
which allows us to program several kernels (up to 32) so that each input event will be processed with the corresponding kernel, depending on the origin of the input event. The paper
describes the architecture of the chip, with special emphasis to the new improvements.
HOME
Analog-Digital Interface Design
Chaired by Adoración Rueda (IMSE-CNM, CSIC) and Eugeni García (U. Illes Balears)
HOME
Defect & Fault Tolerance
Techniques
Chaired by Ainhoa Galarza (CEIT, TECNUN) and Eugeni Isern (U. Illes Balears)
1. NEW REDUNDANT LOGIC FUNCTION DESIGN METHOD FOR EXTREMELY HIGH NOISE AND LOW-VOLTAGE
SCENARIOS
Lancelot Garcia, Antonio Calomarde, Francesc Moll, Antonio Rubio
• The continuing trends of device scaling and increase in complexity towards terascale system on chip level of integration are putting growing difficulties into several
areas of design. The intrinsic variability problem is aggravated by variations caused by the difficulties of controlling Critical Dimension (CD) in nanometer
technologies. The effect of variability is the difficulty in predicting and designing circuits with precise device and circuit characteristics. In this paper, a new logic gate
implementation methodology oriented to special applications or technologies is presented, to improve the gate tolerance to errors due to noise, defects or
manufacturability errors. The methodology is based on reinforcement of valid input-output combinations by means of logic feedback functions. Simulations show an
excellent performance of our approach in the presence of large random noise at the inputs.
2. FAULT INJECTION TECHNIQUES FOR THE SAFETY AND AVAILABILITY CHARACTERIZATION OF AN N OUT OF
M SYSTEM
Almir Villaro, Jon Mendizabal, José Ramón Martín, Iñigo Adin, Ahinoa Galarza
• A new method to characterize fault tolerant systems is presented. The fault injection tests can be done with minimal modification to the hardware of the system and
no modification of the software. These tests are made using the internal and external communications of the device under test. Communications are modified using
an interleaved element that analyze messages and change them. An overview of the Measure tool that controls the fault injection is also presented.
3. IDSM: AN IMPROVED CONTROL FLOW CHECKING APPROACH WITH DISJOINT SIGNATURE MONITORING
Salma BERGAOUI, Regis LEVEUGLE
• Soft errors have become a significant threat in embedded systems. Multiple errors have furthermore become a
real concern. New approaches must therefore be proposed to detect errors in a system without assumptions on the error multiplicity. Control flow error detection is
one possible approach for processor-based systems but most revious
techniques modify the initial system and are therefore not compatible with norms such as IEC 61508. We propose here a new technique based on disjoint signature
monitoring and detecting also errors in the most critical system variables.
Comparisons are made with previous techniques.
HOME
Communications Systems
Chaired by Andoni Irizar (CEIT, TECNUN) and Pilar Molina (U. Zaragoza)
HOME
Invited Talk
Andreia Cathelin
(STMicroelectronics, Grenoble)
The presentation will start with a short notice about mmW applications targeting CMOS integration: high data rate WLAN/WPAN
communications, low data date sensor applications and THz imaging. Then, an overview of deep submicron CMOS technologies
(bulk and SOI) will be presented. Insights on the SOI specific devices will be given. The HF behavior of active devices will be out
lighted via the well-known figures of merit: fT, fmax and NFmin. The design of passive devices for mmW will also be presented,
taking into account all the constraints coming from the BEOL of digital deep-submicron technologies. Active and passive devices
design hints for mmW will finalise this section. The following section presents mmW building blocks on CMOS: LNA, mixer, VCO,
Rx Front-End, ... Design techniques will be discussed, based on the information presented in the previous section, together with
technical implementation details and measurement results.
HOME
Analog & Mixed-Signal IC Design (III)
Chaired by Ramón Carvajal (U. Sevilla) and Concepción Aldea (U. Zaragoza)
HOME
Digital Signal Processing
HOME
System Design Methods
Chaired by Marisa López Vallejo (UPM) and Encarnación Castillo (U. de Granada)
1. DEVELOPMENT OF A STANDARD SINGLE FLOATING POINT LIBRARY AND ITS ENCAPSULATION FOR REUSE
Pedro Echeverria, Miguel A. Sanchez, Marisa Lopez-Vallejo, Carlos A. Lopez-Barrio
• Nowadays the integration degree achieved by deep sub-micron technologies allows the implementation of complex applications in current FPGAs. This is the case of
computations that use floating-point arithmetic, which require large amounts of resources and long design times. Thus, the availability of libraries of floating-point
operators can significantly help designers when dealing with this kind of applications. Furthermore, the encapsulation of the components of this library becomes a
must to ease the automation of the design cycle, which is currently under research. In this work we present a standard floating-point library fully compliant with the
IEEE standard. The multiple design choices of the designed operators have been collected and encapsulated through the definition of a high level interface using the
xHDL language. This encapsulation considerably simplifies the handling of the floating-point operators carried out by system tools.
HOME
Reconfigurable Computing &
Digital IC Design
Chaired by Antonio Rubio (U. Barcelona) and Joan Figueras (U. Politècnica de Catalunya)
HOME
HW-SW Codesign
Chaired by Juan Carlos López (U. Castilla la Mancha) and Eugenio Villar (U. de Cantabria)
HOME
Smart Objects &
Wireless Applications
1. Chaired by Antonio Torralba (U. Sevilla) and Bonifacio Martín (U. Zaragoza)
4. ON THE WIRELESS SENSOR NETWORKS LIFETIME DEPENDENCE WITH THE ROUTING ALGORITHM:
COMPARISON WITH ZIGBEE
Manel Lopez, José María Gomez, Jordi Sabater, Josep Sabater, Sergio Martinez, Lluisa Climent, Atila Herms
• Wireless Sensor Networks is one of the most interesting research fields of the last years. The major focal point is the routing algorithm that is usually implemented in
the network layer of the communication protocol. Routing analysis focuses on several issues: routing mechanism, cost and maintenance, power consumption and so
on. In this paper we have designed and implemented a proactive routing algorithm based on the global state of the network. We have designed and simulated
software strategies to minimize the power consumption because of this are of a great importance for this kind of networks. Finally, The routing protocol designed was
compared with one of the most commonly used protocols for wireless sensor networks: Zigbee. The results seems indicate that for low density uniform distributed
networks Zigbee has a better behaviour in terms of lifetime, but for Poisson distributed networks, the protocol presented here behaves better.
HOME