226 views

Uploaded by Subanth Wiiliams

- MEVLSIDesign
- Courses Codes
- Feature Extraction
- Byun - 2009 - Digital Audio Effect System-On-A-Chip Based on Emb
- ASP Labwork Ws1112
- A modified cat swarm optimization
- Digital Filter
- Digital Signal Processors
- Top View Dsp Debugger
- 100 Gbps Dp Qpsk
- Digital Signal Processing
- Digital Signal Processing CSS55
- 101651030-Design-and-Analysis-of-Analog-Filters.pdf
- EC1017_aug16
- adecs
- Baseline Fluctuation attenuation and Power Line frequency removal in ECG Signal
- Dsp f2812 Based Dc Motor Speed Control_ppt
- 6424a Jalan Zamrud - 6426a Taman Bukit Tiram Rev C_nfe c&s , Nfe m&e
- Basic Signal Processing
- Cost-Effective Deadbeat Current Control For

You are on page 1of 5

From Wikipedia, the free encyclopedia

Pipelining is an important technique used in several applications such as digital signal processing (DSP) systems, microprocessors, etc. It originates from the idea of a water pipe with continuous water sent in without waiting for the water in the pipe to come out. Accordingly, it results in speed enhancement for the critical path in most DSP systems. For example, it can either increase the clock speed or reduce the power consumption at the same speed in a DSP system.

Contents

1 Concept 2 Costs and Disadvantages 3 Comparison with Parallel Approaches 4 Pipelining in FIR Filters 5 Pipelining in 1st-Order IIR Filters 6 Other Pipelined DSP Systems 7 Reference

Concept

Conceptually, pipelining puts different function units working in parallel. In computer architectures, it usually represents an implementation technique allowing multiple instructions are overlapped in execution to be parallel. Consider an informal example in the following figure. A function includes three sub-function units (F0, F1 and F2). Assume that there are three tasks (T0, T1 and T2) being operated by these three function units and they can be operated independently. The time for each function unit to complete a task is the same and will occupy a slot in the schedule. In such condition, if we put these three units and tasks in a sequential order, the required time to complete them is five slots.

However, if we pipeline T0 to T2 in parallel, the aggregate time is reduced to three slots, which is smaller than in a sequential order.

en.wikipedia.org/wiki/Pipelining_(DSP_implementation) 1/5

Therefore, it is possible for an adequate pipelined design to achieve significant enhancement on speed.

Pipelining does not decrease the processing time for a single task. Instead, we still need to cost the same runtime efforts on the same task when compared to a full sequential design. Please note that the advantage of pipelining is that it increases the throughput of the system when processing a stream of task. Nevertheless, applying too many pipelined functions usually leads to the increase of latency. The time required for a task to propagate through a full pipe prolongs. Further a pipelined system typically requires more resources and costs (buffers, circuits, processing units, memory etc.) to perform parallel working since the reuse of resources across different stages is restricted.

The other technique to enhance the efficiency of designs is called parallel techniques, which usually confuses with pipelining techniques. The core difference is that parallel techniques usually duplicate function units and distribute all the input tasks into different function units. Therefore, it can complete more tasks per unit time but suffers expensive resource costs. For the previous example, the parallel technique duplicate each function units into another two. Accordingly, all the tasks can be operated under duplicated function units with the same function simultaneously. The time to complete these three tasks is reduced to three slots.

Consider a 3-tap FIR filter[1]:

which is as shown in the following figure. Assume the calculation time for multiplication units is Tm and Ta for add units. The critical path, representing the minimum time required for processing a new sample, is limited by 1 multiplication and 2 add function units. Therefore, the sample period is given by

en.wikipedia.org/wiki/Pipelining_(DSP_implementation)

2/5

However, such structure may not be suitable for the design with the requirement of high speed. To reduce the sampling period, we can introduce extra pipelining registers along the critical data path. Then the structure is partitioned into two stages and the data produced in the first stage will be stored in the introduced registers, delaying one clock to the second stage. The data in first three clocks is recorded in the following table. Under such pipelined structure, the sample period is reduced to .

By combining look-ahead techniques and pipelining [2], we are able to enhance the sample rate of target design. Lookahead pipelining will add canceling poles and zeroes to the transfer function such that the coefficients of the following terms in the denominator of the transfer function are zero.

Then, the output sample y(n) can be computed in terms of the inputs and the output sample y(n- M) such that there are M delay elements in the critical loop. These elements are then used to pipeline the critical loop by M stages so that the

sample rate can be increased by a factor M. Consider the 1st-order IIR filter transfer function

The output y(n) can be computed in terms of the input u(n) and the previous output.

In a straightforward structure to design such function, the sample rate of this recursive filter is restricted by the calculation time of one multiply-add operation. To pipeline such design, we observe that H has a pole at

Therefore, in a 3-stage pipelined equivalent stable filter, the transfer function can be derived by adding poles and zeros at

and is given by

Pipelined Walsh-Fourier transform [3] Pipelined unitary transforms [4] Pipelined DFT [5] Pipelined FFT [6] etc.

Reference

1. ^ K.K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, John Wiley, 1999 2. ^ Slides for VLSI Digital Signal Processing Systems: Design and Implementation John Wiley & Sons, 1999 (ISBN Number: 0-471-24186-5): http://www.ece.umn.edu/users/parhi/slides.html 3. ^ M. R. Ashouri and A. G. Constantinides, "A pipeline fast Walsh Fourier transform," in Proc. IEEE Int. Conf. ASSP Hartford, CT, May 9-11), pp. 515-518, 1977. 4. ^ Fino, B.J.; Algazi, V.R.; , "Parallel and pipeline computation of fast unitary transforms," Electronics Letters , vol.11, no.5, pp.93-94, March 6 1975 5. ^ Tzou, K.-H.; Morgan, N.P.; , "A fast pipelined DFT processor and its programming consideration," Electronic Circuits and Systems, IEE Proceedings G , vol.132, no.6, pp.273-276, December 1985 6. ^ H. L. Gorginsky and G. A. Works, "A pipeline fast Fourier transform," IEEE Trans. Comput., vol. C-19, pp. 10151019, Nov. 1970.

en.wikipedia.org/wiki/Pipelining_(DSP_implementation) 4/5

This page was last modified on 5 October 2012 at 04:39. Text is available under the Creative Commons Attribution-ShareAlike License; additional terms may apply. See Terms of use for details. Wikipedia is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.

en.wikipedia.org/wiki/Pipelining_(DSP_implementation)

5/5

- MEVLSIDesignUploaded bykumaranraj
- Courses CodesUploaded byIrfan Ullah
- Feature ExtractionUploaded byvims_vish
- Byun - 2009 - Digital Audio Effect System-On-A-Chip Based on EmbUploaded byjulianpalacino
- ASP Labwork Ws1112Uploaded byNaveen Deepak
- A modified cat swarm optimizationUploaded bymenguemengue
- Digital FilterUploaded byKaushlendra Singh
- Digital Signal ProcessorsUploaded byAdil Mahmud
- Top View Dsp DebuggerUploaded byVishnu Priya
- 100 Gbps Dp QpskUploaded byMangi Lal
- Digital Signal ProcessingUploaded bysathish14singh
- Digital Signal Processing CSS55Uploaded byDharmendraChoudhary
- 101651030-Design-and-Analysis-of-Analog-Filters.pdfUploaded byselaroth168
- EC1017_aug16Uploaded byRajalearn1 Ramlearn1
- adecsUploaded byMuvvala Santosh Kumar
- Baseline Fluctuation attenuation and Power Line frequency removal in ECG SignalUploaded byroybardhanankan
- Dsp f2812 Based Dc Motor Speed Control_pptUploaded bygarriyak
- 6424a Jalan Zamrud - 6426a Taman Bukit Tiram Rev C_nfe c&s , Nfe m&eUploaded bynonasmanis
- Basic Signal ProcessingUploaded byM S Prasad
- Cost-Effective Deadbeat Current Control ForUploaded byReddyKvm
- College 01Uploaded byHélio Oliveira Ferrari
- 2016Uploaded byAnju Bala
- Audio and Video Signals Denoising by Multiple Layer FiltersUploaded byIJIRST
- Signal ProcessingUploaded bystallone21
- semister project 2.pdfUploaded by0938089460
- Seteo de VrbildUploaded byver_ek
- ECE411 1 IntroductionUploaded byMartine Jimenez
- 90005aUploaded bysantanu_sinha87
- F.Y.M.tech. E&TC (Digital Systems) SyllabusUploaded bysenthil_suruli
- 1_213Uploaded byUbiquitous Computing and Communication Journal

- EE2355 DEM Unit-I Solved ProblemsUploaded bySubanth Wiiliams
- Unit-1 (1)Uploaded byKabi Rock
- Design of Electrical Machines NotesUploaded bymadhes14
- EE2355 DEM 2marks 2013Uploaded bybaks007
- EE2355 DEM NOL 2013Uploaded byAnurag Arya
- DEM Problems Unit 1Uploaded bySubanth Wiiliams
- Anna university report formatUploaded bydilip_666
- EMTP Ref Model-FinalUploaded byRadhika Priyadarshini
- ME-MTech_Thesis_Format.pdfUploaded bySubanth Wiiliams
- Power Semiconductor controlled Drives - Gopal K Dubey..pdfUploaded byLevingstan Yesudhas
- Thyristor Dc Drives. p.c.senUploaded bypalu2594
- Insulation - InsulationUploaded byPaneendra Kumar
- UG - VIII SEM (AI) Revised.pdfUploaded bySubanth Wiiliams
- sample new age dem.pdfUploaded bySubanth Wiiliams
- Dem May June 2013 QpUploaded bySubanth Wiiliams
- spra053Uploaded bySubanth Wiiliams
- Unit 3Uploaded bySubanth Wiiliams
- F.O QUEST -1Uploaded bySubanth Wiiliams
- Parallel Processing (DSP Implementation) - Wikipedia, The Free EncyclopediaUploaded bySubanth Wiiliams
- Eee SyllabusUploaded byDhana Selvam
- Lab5 AssignmentbnbnbnUploaded bySubanth Wiiliams
- paper4Uploaded bySubanth Wiiliams
- Ec 1362-Microprocessors AndicrocontrollerUploaded bypurushoth@aero
- p167Uploaded byMazin el-Hag
- coe1.annauniv.edu_aucoe_pdf_2015_apr_may_UG_PG_Second_sem_am15.pdfUploaded bySubanth Wiiliams
- 8thsem_ot8sem_ex_ugpg2_am15.pdfUploaded bySubanth Wiiliams
- ParallelismUploaded bySubanth Wiiliams
- Evs Quest 1AsecUploaded bySubanth Wiiliams
- Www.eit.Lth.se Fileadmin Eit Courses Eti180 Slides2011 Lec-PipeParUploaded bySubanth Wiiliams

- L14F1, L14F2Uploaded byAmar Varma
- info_iec61850-7-510{ed1.0}enUploaded bysbva
- Soviet Test 184Uploaded byBalson Vijaish
- LightningUploaded bycharleselitb92
- 01 Introduction to Communication EngineeringUploaded bySyed Haider Abbas Zaidi
- Slua609 Synchronizing Three or More UCC28950 Phase-ShiftedUploaded byPhạm Văn Tưởng
- ANSYS Simulation of Electromagnetic Force Coupling Electric MachinesUploaded byGustavo Myrria
- 2013 Short-Circuit Performance of Power Transformers.pdfUploaded byel_transfo
- LM_15CSL48_MP1Uploaded byAnonymous Tr9gJk
- 26-531-540Uploaded bychessgeneral
- PM2INGMU02.pdfUploaded byKaiser Iqbal
- MBSC6900 Hardware Structure 1.0Uploaded bygopizizou
- E1_alarmsUploaded byRajo Heri
- Sony xr-c450wUploaded byyt7rjb
- Traffic LightsUploaded byRahul Sharma
- N1500i Literature May10Uploaded byhaist67
- CMC_ANS_10002_ENU.pdfUploaded byzinab90
- 4WAL LGUploaded bymarino246
- No Noise is Good NoiseUploaded byAsghar Farhadi
- carlo gavazzi relaysUploaded byapi-28269646
- Express 6540 Series Data SheetUploaded byFulanito Eduardo Presente
- 1Uploaded byzapzaht
- Enphase-MicroinverterUploaded byfudgemonster
- 02a-Diode Waveshape IllusUploaded byDianaAurora
- B.tech. - R09 - EEE - Academic Regulations SyllabusUploaded byAnonymous gud2po
- Simple AM Receiver&TransmitterUploaded byGokulk2011
- Ground Loop BasicsUploaded byatramanathan
- 2. Nokia v. Apple Case 01441 - Patent Infringement Case - Patently AppleUploaded byJack Purcher
- MSR900 Installation GuideUploaded byAndres Maroto
- Atmel 42395 SmartConnect ATSAMW25 MR210PA DatasheetUploaded byJosé Perez