Академический Документы
Профессиональный Документы
Культура Документы
Pallala Pranaykumar1, PG Student, Department of ECE, ASCET, Gudur, Andhra Pradesh, India.
Email: pranay441@gmail.com
D.Sreelakshmi2, Associate professor, Department of ECE, ASCET, Gudur, Andhra Pradesh, India.
Email: doma.sreelakshmi@audisankara.com
Abstract: A new very large scale integration (VLSI)
www.iaetsd.in
85
International Association of Engineering and Technology for Skill Development
X(n)cas
(1)
X (k) cas
(2)
www.iaetsd.in
f(x, y) {cos(2)
+ sin(2)(
)
(3)
(4)
( )
( )
(5)
(6)
86
International Association of Engineering and Technology for Skill Development
Stage box 1
www.iaetsd.in
87
International Association of Engineering and Technology for Skill Development
Top module
Multiplication
www.iaetsd.in
88
International Association of Engineering and Technology for Skill Development
Design Summery
VI. REFERENCES
[1] Doru Florin Chiper, Senior Member, IEEE, A Novel
VLSI DHT Algorithm for a Highly Modular and Parallel
Architecture, IEEE Transactions on Circuits and
SystemsIi: Express Briefs, Vol. 60, No. 5, May 2013.
www.iaetsd.in
89
International Association of Engineering and Technology for Skill Development