Академический Документы
Профессиональный Документы
Культура Документы
VLSI Circuits
Jitesh Shinde1, Dr.S.S. Salankar2
1, 2 Department of Electronics & Telecommunication Engineering
J.L.Chaturvedi College of Engineering, Nagpur
1
victoria_jitesh@yahoo.com
Abstract Clock gating is one of the power-saving techniques
used on the Pentium 4 processor and in next generation
processors. To save power, clock gating refers to activating the
clocks in a logic block only when there is work to be done.
From the earliest days of the Pentium 4 processor design,
power consumption was a concern. The clock gating concept
isn't a new one; however, the Pentium 4 processor used this
technology to a large extent. Every unit on the chip has a
power reduction plan, and almost every Functional Unit Block
(FUB) contains clock gating logic.
The work in this paper investigates the various clock gating
techniques that can be used to optimise power in VLSI circuits
at RTL level and various issues involved while applying this
power optimization techniques at RTL level.
Keywords Clock Gating (CG), latch free clock gating, latch
based clock gating, core dynamic power dissipation.
I. INTRODUCTION
With the advent of the consumer era and the popularity of
mobile applications, power optimization is the mantra of the
day. Designers go through several iterations to optimize
power in order to achieve their power budgets. Though
power should be optimized at all stages of the design flow,
optimizations in early design stages have the greatest impact
in reducing power [9, 10].
Clock power consumes 50-70 percent of total chip power
and is expected to significantly increase in the next
generation of designs at 45nm and below. This is due to the
fact that power is directly proportional to voltage and the
frequency of the clock as shown in the following equation:
Power = Capacitance * (Voltage) 2 * (Frequency)
Hence, reducing clock power is very important. Clock
gating is a key power reduction technique used by many
designers and is typically implemented by gate-level power
synthesis tools.
RTL Clock Gating is the most commonly used
optimization technique for reducing dynamic power. The
challenge of optimizing power by adding clock gating is
knowing where and when to insert clock gating. The
traditional method of looking at the percentage of registers
that are clock gated is not indicative of the power savings
because it does not take into account switching activity. The
average Clock-Gating Efficiency for a design is a much
better indicator of dynamic power consumption because it is
RTL clock gating works by identifying groups of flipflops which share a common enable control signal.
Traditional methodologies use this enable term to control
the select on a multiplexer connected to the D port of the
flip-flop or to control the clock enable pin on a flip-flop
with clock enable capabilities. RTL clock gating uses this
enable signal to control a clock gating circuit which is
connected to the clock ports of all of the flip-flops with the
common enable term. Therefore, if a bank of flip-flops
which share a common enable term have RTL clock gating
implemented, the flip-flops will consume zero dynamic
power as long as this enable signal is false.
Q1
Datain
Q1
CLKG
1
H
Datain
Q2
Register
A
Q2
SET
CTRL
CTRLint
ENB
Q
L
ENB
Qbar
CLR
CTRL
CLK
CLK
i.] The clock gate (i.e., AND or OR) must not alter
the waveform of the clock other than turning the clock on or
off.
ii.] Clock gating hold time violations and set-up
time violations can be fixed like other violations during
physical design phase (Timing Closure phase of Backend
design).
iii.] Techniques can used to fix hold violations are
clock skewing/buffering in data path near to endpoint
(Timing Closure phase of Backend design).
iv.] Is clock gating dividing clock? , then designer
should take care about phase of clock gating signal.
v.] Glitches may occur in the gated clock if clock
gating is not done properly.
vi.] Improper control of the gating signal could result
in big functional problems.
Power
Reduction
Balanced
Balanced
Power
Minimization
Area
Minimization
OFF
ON
---
Area
Minimization
OFF
Strategy-I
Strategy-II
ON
Strategy-I
Strategy-II
Total
Power
(Watt)
0.210
0.209
0.209
Dynamic
power
(Watt)
0.197
0.196
0.196
No.
of
Logic slices
used
57 / 2400
57 / 2400
60 / 2400
0.209
0.209
0.196
0.196
60 / 2400
59 / 2400
0.208
0.208
0.195
0.195
60 / 2400
59 / 2400
Power
Reduction
OFF
ON
--OFF
Strategy-I
Strategy-II
ON
Strategy-I
Strategy-II
Total
Power
(Watt)
0.034
0.032
0.031
Dynamic
power
(Watt)
0.025
0.024
0.022
No.
of
Logic slices
used
22 / 2400
22 / 2400
21 / 2400
0.034
0.034
0.025
0.025
22 / 2400
20/ 2400
0.032
0.032
0.024
0.023
22 / 2400
20/ 2400
[4]
[5]
[6]
[7]
[8]
[9]