Академический Документы
Профессиональный Документы
Культура Документы
1
All Rights Reserved 2015 IJARTET
and
H19H18H17H16H15,
where
(3)
V1 = D1 xorD65
(4)
2
All Rights Reserved 2015 IJARTET
(7)
3
All Rights Reserved 2015 IJARTET
B0
B1
B2
B3
C0
C1
Radiation particle
Strikes memory
3- bit MCUs
S0 = 1 + 1
= 0 (binary )
S1 = 0 + 1
= 1 (binary
B '0
B '1
B '2
B '3
C '0
C '1
Encoder
Read
signal
0
1
Write
signal
1
0
Function
Encoding
Compute syndrome bits
III. RESULTS
A. 128-bit Simulation Output
4
All Rights Reserved 2015 IJARTET
FUTURE WORK
The future work will be conducted for the reduction of
the redundant bits and the maintenance of the reliability of
the proposed technique.
V. REFERENCES
IV.
[1]
[2]
[3]
[4]
5
All Rights Reserved 2015 IJARTET
[5]
[6]
[7]
[8]
[9]
[17] Uros Legat, Anton Biasizzo, and Franc Novak SEU Recovery
Mechanism for SRAM Based FPGA, IEEE Transactions on
Nuclear Science, Vol.51, No.5, October 2012.
[18] M. Zhu, L. Y. Xiao, L. L. Song, Y. J. Zhang, and H. W. Luo,
New mix codes for multiple bit upsets mitigation in fault-secure
memories, Microelectron. J., vol. 42, no. 3, pp. 553561, Mar.
2011.
[19] www.wikipedia.com
BIOGRAPHY
Mr.S. Kamalakannan, was born in
Coimbatore, India, in 1985. He received
6
All Rights Reserved 2015 IJARTET