Академический Документы
Профессиональный Документы
Культура Документы
4, APRIL 2012
1799
I. I NTRODUCTION
1800
Fig. 3.
Igniter circuit.
Fig. 4.
1801
Buckboost, Cuk,
SEPIC, and zeta converters can apply
output voltages higher than the input voltage. However, the fast
correction and accurate control of the duty cycle are very difficult in the system design. Experimentally, it was verified that
the controller must be able to compensate for any disturbance
of the network in less than 0.1 ms in order to avoid perceptible
light flicker.
Converter
A. Cuk
The Cuk
chopper is an integration of a boost and a buck
converter. This topology, together with its four working stages,
is shown in Fig. 6, where the four-quadrant switches are used
to provide the electronic ballast correct working. Comparing
converter,
the acac converter with the conventional dcdc Cuk
it can be stated that switch S1 plays the role of the active switch
and S2 plays the role of the diode. This topology was presented
in [1].
When S1 is in ON state (D T s), the source voltage V in(t)
is applied to the inductor L1 , which can be positive [Fig. 6(a)]
or negative [Fig. 6(c)], depending on the mains half cycle. The
L2 current circulates through S1 in series with capacitor C2 .
The instantaneous voltage on C2 , in steady state, is the sum of
the instantaneous input and output voltages.
When S2 is in ON state [(1 D) T s], L1 discharges
through capacitor C2 [Fig. 6(b) and (d)]. The lamp is in parallel
with capacitor C1 , and the output voltage is applied to inductor
L2 . A difficulty of this configuration is the C2 high voltage.
However, due to L2 , which is in series with the lamp, the
value of C2 is lower than those in the SEPIC and buckboost
converters.
Equation (1) shows the duty cycle used in the acac Cuk,
buckboost, zeta, and SEPIC converters when they operate with
the inductor current in continuous conduction mode (CCM).
The duty cycle value must be updated by the control circuit
1802
converter.
Fig. 6. ACAC Cuk
|V out(t)|
.
|V in(t)| + |V out(t)|
(1)
Fig. 8.
1803
TABLE I
D ESIGN PARAMETERS
Fig. 9.
C. Zeta Converter
The acac zeta converter is shown in Fig. 9, where the input
and output have the same polarity. The zeta converter also
needs two inductors and a series capacitor, which is sometimes
called a flying capacitor (C2 ). A good characteristic of the zeta
converter is the absence of a right-half-plane zero. This makes
its dynamic transfer function be more easily compensated in
order to achieve a wider loop bandwidth and better loadtransient results with smaller output-capacitance values.
During D T s, switch S1 is turned on, and inductors L1 and
L2 store energy from the input supply; during this stage, the
load is supplied by the C2 voltage. The C2 instantaneous voltage has the same value with the instantaneous output voltage
V out(t).
When S2 is in ON state [(1 D) T s], L1 discharges
through C2 , while the energy of inductor L2 is transferred to
C1 and the load.
An inconvenience of this circuit is that the input current
is discontinuous, with a peak value equal to the sum of the
currents of inductors L1 and L2 [8], and thus needs a larger
electromagnetic interference (EMI) filter. Unlike the SEPIC
converter, which is configured similar to a standard boost
converter, the zeta converter is configured like a buck converter,
where the main switch is in series with the input source.
D. SEPIC Converter
The acac SEPIC converter is shown in Fig. 10, where the
voltage rating of capacitor C2 is the input voltage peak. As
the input voltage is sinusoidal, the capacitors must be of dualpolarity ceramic with high lifetime.
During D T s, switch S1 is turned on, and the source voltage
V in(t) is applied to inductor L1 . The L2 current is also con-
IoutPeak DAVG
V outPeak f
L1 = L2 =
(DAVG V inPeak )2
.
IoutPeak V outPeak f
(2)
(3)
1804
TABLE II
L IST OF THE C OMPONENTS FOR THE SEPIC C ONVERTER
Fig. 11.
Switch S1 employs insulated-gate bipolar transistor technology, and switch S2 employs the CoolMOS technology. It was
performed in order to improve the converter efficiency because
the rms current through S2 is much higher than that in S1 .
The SEPIC converter components are listed in Table II. The
semiconductor S1 and S2 drive circuits are optocoupled with
voltage and current amplifiers in order to enable the rapid duty
cycle variation [18].
V inPeak DAVG
+
2 L1 f
DAVG
1 DAVG
IL2 rms
1D
C2
D
C2
V inPeak IoutPeak
V outPeak
V inPeak DAVG
+ IoutPeak
2 L2 f
2
3
3
V out2Peak + DAVG
Iout2Peak DAVG
V in2Peak DAVG
V out2Peak
=
+
2
2
2
2 (1 DAVG )
3 L1 f
3
3
V out2Peak + DAVG
Iout2Peak
V in2Peak DAVG
V out2Peak
+
=
2
3 L21 f 2
IL2 =
IL1 rms
iL1
1
iL1
L1
iL1 0
iL2
=a
vin
+
vC 1
0
vC 2
0
vC 1
vC 2
D1
0
0
L1
1D
0
0
L2
a = 1D D1
C1 Z1Lamp
C1
C1
V. C ONTROL S YSTEM
IL1 _Peak =
Ae Aw =
(9)
D1
L1
D
L2
. (10)
(4)
(5)
(6)
(7)
(8)
1805
around the equilibrium point. It is called the linearized statespace representation by a Jacobian technique
Vin D
iL1
L1 (1D)
iL1
Vin D
iL2
iL2
L2 (1D)
(12)
+
= a
u.
vC 1
vC 2
vC 1
Vin (D2D 2 )
2
C2 ZLamp (D1)
vC 2
This plant model was discretized at twice the switch frequency. The average current-mode control was built in order
to get an equation that can be run in a low-cost ColdFire
MCF51QE32 microcontroller, being fast enough to keep the
lamp flicker to a minimum during the zero crossing of the
mains. The block Gc (z) performs the compensate calculation
of the output current error given by
Gc (z) =
105z + 100
.
100z 2 194z + 94
(13)
(11)
1806
Fig. 14. Voltage and current on the mains and the lamp.
Fig. 16.
[13] G. C. R. Sincero and A. J. Perin, High pressure sodium lamp high power
factor electronic ballasts using ACAC converters, IEEE Trans. Power
Electron., vol. 22, no. 3, pp. 804814, May 2007.
[14] T. B. Marchesan, M. A. Dalla-Costa, J. M. Alonso, and R. N. do Prado,
Integrated zetaflyback electronic ballast to supply high-intensity discharge lamps, IEEE Trans. Ind. Electron., vol. 54, no. 5, pp. 29182921,
Oct. 2007.
[15] F. L. Tomm, J. Hansen, A. Campos, and R. N. do Prado, A simple
electronic ballast to supply HID lamps, in Conf. Rec. IEEE IAS Annu.
Meeting, 2008, pp. 16.
[16] J. O. Duk, J. K. Hee, and C. M. Kyu, A digital controlled electronic
ballast using high frequency modulation method for the metal halide
lamp, in Proc. Power Electron. Spec. Conf., 2002, vol. 1, pp. 181186.
[17] Y. Hu, Analysis and design of high-intensity-discharge lamp ballast for
automotive headlamp, M.S. thesis, Virginia Polytechnic Inst. State Univ.,
Blacksburg, VA, 2001.
[18] L. Balogh, Design and Application Guide for High Speed MOSFET Gate
Drive Circuits, 2002, Texas Instrument Seminar 1400, Slup169.
[19] W. Yan, S. Y. R. Hui, and H. S.-H. Chung, Energy saving of largescale high-intensity-discharge lamp lighting networks using a central reactive power control system, IEEE Trans. Ind. Electron., vol. 56, no. 8,
pp. 30693078, Aug. 2009.
[20] G. C. Verghese, D. G. Taylor, T. M. Jahns, and R. Donker, The control
handbook, in Power Electronics Control. Boca Raton, FL: CRC, 1996,
ch. 78.
1807