Lecture 1 - Introduction and Course Outline

Microprocessors and Microcontrollers (CS 341)

Sumanta Pyne
Assistant Professor
Computer Science and Engineering Department
National Institute of Technology Rourkela
pynes@nitrkl.ac.in
Venue: Room # EC 303, Electronics and Communication Department

July 23, 2015

Sumanta Pyne (NITRKL)

Autumn 2015, P&C (CS 341), Lecture 1

July 23, 2015

1 / 11

Overview

Introduction

Generation of Microprocessors and Microcontrollers

Prerequisite

Syllabus

Text and Reference Books

Examinations and Marks Distribution

Sumanta Pyne (NITRKL)

Autumn 2015, P&C (CS 341), Lecture 1

July 23, 2015

2 / 11

Basic Computer Organization

Address Bus

I/O

Memory

CPU

Data Bus
Read/Write

Control Bus

Figure: 1 Block Diagram of a Basic Computer

Sumanta Pyne (NITRKL)

Autumn 2015, P&C (CS 341), Lecture 1

July 23, 2015

3 / 11

Microprocessor (P)
A CPU in a chip.

Arithmetic and Logic Unit

Accumulators
Working Register(s)

Program Counter

Stack Pointer

Clock
Circuit

Interrupt
Circuit

Figure: 2 Block Diagram of a Microprocessor

Sumanta Pyne (NITRKL)

Autumn 2015, P&C (CS 341), Lecture 1

July 23, 2015

4 / 11

Microcontroller (C )
A computer in a chip.
ALU

Timer/Control

Accumulators

I/O Port

Working Register(s)

Internal RAM

I/O Port

Internal ROM

Clock
Circuit

Interrupt
Circuit

Stack Pointer

Program Counter

Figure: 3 Block Diagram of a Microcontroller

Sumanta Pyne (NITRKL)

Autumn 2015, P&C (CS 341), Lecture 1

July 23, 2015

5 / 11

Generation of Microprocessors and Microcontrollers

Table: 1 Intel Microprocessors

Part Number
8048
8051
8085A
8086
8088
8096
80186
80286
80386EX
80486SX
80486DX4
Pentium
Pentium OverDrive
Pentium Pro
Pentium II
Pentium III
Pentium 4
Pentium4 D (Dual Core)
Core2
Itanium (Dual Core)

Data Bus Width

8
8
8
16
8
16
16
16
16
32
32
64
32
64
64
64
64
64
64
128

Sumanta Pyne (NITRKL)

Memory Size
2K internal
8K internal
64K
1M
1M
8K internal
1M
16M
4G + 64M
4G + 8K cache
4G + 16K cache
4G + 16K cache
4G + 16K cache
64G + 16K L1 cache + 256K L2 cache
64G + 32K L1 cache + 256K L2 cache
64G + 32K L1 cache + 256K L2 cache
64G+32K L1 cache + 512K L2 cache (or larger) (1T for 64-bit extensions)
1T + 32K L1 cache + 2 or 4 M L2 cache
1T + 32K L1 cache + a shared 2 or 4 M L2 cache
1T + 2.5 M L1 and L2 cache + 24 M L3 cache

Autumn 2015, P&C (CS 341), Lecture 1

July 23, 2015

6 / 11

Prerequisite
Digital Electronics
Logic Gates
Combinational Circuits
Sequential Circuits

Computer Organization and Architecture

Basic Organization of Computers
Number System and Computer Arithmectic
ALU Design
Instruction Cycle
Addressing Modes
Memory Organization
Bus Organization
I/O Organization

Programming in high level language

Iterations
Subroutines
Pointers
Bitwise Operations
Sumanta Pyne (NITRKL)

Autumn 2015, P&C (CS 341), Lecture 1

July 23, 2015

7 / 11

Syllabus
1
2
3
4
5
6
7
8

9
10
11
12
13
14
15
16

Architecture of the 8086/8088 microprocessor

Internal operations, Maximum mode, Minimum mode of operation
Addressing modes, Instruction Format, Instruction execution timing
8088 vs 8086
Assembly Language Programming
Data Transfer instruction, Arithmetic and Logical instructions
String Manipulation instructions
Modular programming: Simple assembler directives and operators, Linking and
relocation, Stack, Procedures, Interrupt, Macro, Programming examples.
Byte and string manipulation, I/O programming.
8087 Numeric data processor and its use in the 8086/8088 system
8089 I/O processor (IOP), Architecture, Communication between CPU and IOP
Arithmetic Coprocessor
MMX and SIMD Technology
Bus interface
The 80386/80486/Pentium/Pentium II/Pentium III/Pentium IV Microprocessors.
8051 Microcontroller: Architecture, Instruction, Programming and Interfacing.

Sumanta Pyne (NITRKL)

Autumn 2015, P&C (CS 341), Lecture 1

July 23, 2015

8 / 11

Text and Reference Books

Microprocessor
The Intel Microprocessors - Architecture, Programming, and
Interfacing by Barry B. Brey, Eighth Edition, Pearson Prentice Hall.
Microprocessors and Interfacing: Programming and Hardware by
Douglas V. Hall, McGraw-Hill.
Modern Computer Architecture by Mohamed Rafiquzzaman and Rajan
Chandra, West Publishing Company.

Microcontroller
The 8051 Microcontroller - Architecture, Programming, and
Application by Kenneth J. Ayala, West Publishing Company.
The 8051 Microcontroller and Embedded Systems by Muhammad Ali
Mazidi and Janice Gillispie Mazidi, Prentice Hall.

Sumanta Pyne (NITRKL)

Autumn 2015, P&C (CS 341), Lecture 1

July 23, 2015

9 / 11

Examinations and Marks Distribution

Class Test 1 - last week of August, weightage 10%

Mid Semester - last week of September, weightage 30%
Class Test 2 - last week of October, weightage 10%
End Semester - last week of November, weightage 50%

Sumanta Pyne (NITRKL)

Autumn 2015, P&C (CS 341), Lecture 1

July 23, 2015

10 / 11

Thank you

Sumanta Pyne (NITRKL)

Autumn 2015, P&C (CS 341), Lecture 1

July 23, 2015

11 / 11