Академический Документы
Профессиональный Документы
Культура Документы
DATA SHEET
For a complete data sheet, please also download:
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
HEF4511B
MSI
BCD to 7-segment
latch/decoder/driver
Product specification
File under Integrated Circuits, IC04
January 1995
Philips Semiconductors
Product specification
HEF4511B
MSI
DESCRIPTION
The HEF4511B is a BCD to 7-segment
latch/decoder/driver with four address inputs (DA to DD),
an active LOW latch enable input (EL), an active LOW
ripple blanking input (BI), an active LOW lamp test input
(LT), and seven active HIGH n-p-n bipolar transistor
segment outputs (Oa to Og).
HEF4511BP(N):
HEF4511BD(F):
HEF4511BT(D):
PINNING
DA to DD
EL
BI
LT
Oa to Og
segment outputs
Fig.4
Segment
designation.
January 1995
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
Philips Semiconductors
January 1995
Product specification
HEF4511B
MSI
Philips Semiconductors
Product specification
HEF4511B
MSI
FUNCTION TABLE
INPUTS
LT
DD
OUTPUTS
EL
BI
DC
L
L
DB
DA
Oa
Ob
Oc
Od
Oe
Of
Og
blank
blank
blank
blank
blank
blank
blank
Note
1. H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial
* Depends upon the BCD code applied during the LOW to HIGH transition of EL.
January 1995
DISPLAY
Philips Semiconductors
Product specification
HEF4511B
MSI
Fig.7 Display.
RATINGS
Limiting values in accordance with the Absolute Maximum System (IEC 134).
IOH
max.
25
mA
January 1995
Philips Semiconductors
Product specification
HEF4511B
MSI
VDD
V
IOH
mA
40
SYMBOL
MIN.
Output voltage
HIGH
Output voltage
HIGH
Output voltage
HIGH
Output voltage
HIGH
Output voltage
HIGH
Output voltage
HIGH
January 1995
10
15
10
15
10
10
10
15
10
15
10
15
15
15
20
10
20
15
20
25
10
25
15
25
4,10
VOH
MAX.
+ 25
MIN.
4,10
4,40
MIN.
4,10
MAX.
V
9,10
9,10
9,40
9,10
14,10
14,40
14,10
3,60
3,60
4,20
9,20
14,20
4,05
3,30
8,75
8,75
9,10
8,45
13,75
13,75
14,10
13,45
VOH
VOH
TYP.
14,10
VOH
VOH
+ 85
4,00
9,00
14,00
2,80
2,80
3,80
2,50
8,10
8,10
9,00
7,80
13,10
13,10
14,00
12,80
VOH
3,70
8,90
14,00
Philips Semiconductors
Product specification
HEF4511B
MSI
Tamb (C)
HEC
VDD
V
IOH
mA
55
SYMBOL
MIN.
Output voltage
HIGH
Output voltage
HIGH
Output voltage
HIGH
Output voltage
HIGH
Output voltage
HIGH
Output voltage
HIGH
10
15
10
15
10
10
10
15
10
15
10
15
15
15
20
10
20
15
20
25
10
25
15
25
VOH
MAX.
+ 25
MIN.
MIN.
4,40
4,10
9,10
9,10
9,90
9,10
14,10
14,10
14,40
14,40
9,30
14,30
3,60
3,60
4,25
3,20
8,75
8,75
9,25
8,35
13,75
13,75
14,25
13,35
4,20
9,20
14,20
2,80
2,80
4,20
2,30
8,10
8,10
9,20
7,60
13,10
13,10
14,20
12,60
VOH
4,15
9,20
14,20
where
dissipation per
10
package (P)
15
Dynamic power
January 1995
4,30
AC CHARACTERISTICS
VSS = 0 V; Tamb = 25 C; input transition times 20 ns
VDD
V
MAX.
4,10
VOH
VOH
TYP.
4,10
VOH
VOH
+ 125
Philips Semiconductors
Product specification
HEF4511B
MSI
SYMBOL
MIN.
TYP.
MAX.
TYPICAL EXTRAPOLATION
FORMULA
Propagation delays
Dn On
HIGH to LOW
5
10
tPHL
15
5
LOW to HIGH
10
tPLH
15
EL On
HIGH to LOW
5
10
tPHL
15
5
LOW to HIGH
10
tPLH
15
BI On
HIGH to LOW
BI On
LOW to HIGH
LT On
HIGH to LOW
LOW to HIGH
Output transition times
HIGH to LOW
LOW to HIGH
310 ns
128 ns
(0,55 ns/pF) CL
60
120 ns
49 ns
(0,23 ns/pF) CL
40
80 ns
32 ns
(0,16 ns/pF) CL
135
270 ns
108 ns
(0,55 ns/pF) CL
55
110 ns
44 ns
(0,23 ns/pF) CL
40
80 ns
32 ns
(0,16 ns/pF) CL
160
320 ns
133 ns
(0,55 ns/pF) CL
60
120 ns
49 ns
(0,23 ns/pF) CL
45
90 ns
37 ns
(0,16 ns/pF) CL
160
320 ns
133 ns
(0,55 ns/pF) CL
70
140 ns
59 ns
(0,23 ns/pF) CL
50
100 ns
42 ns
(0,16 ns/pF) CL
120
240 ns
93 ns
(0,55 ns/pF) CL
50
100 ns
39 ns
(0,23 ns/pF) CL
15
35
70 ns
27 ns
(0,16 ns/pF) CL
105
210 ns
78 ns
(0,55 ns/pF) CL
5
10
tPHL
40
80 ns
29 ns
(0,23 ns/pF) CL
15
30
60 ns
22 ns
(0,16 ns/pF) CL
80
160 ns
52 ns
(0,55 ns/pF) CL
10
tPLH
30
60 ns
19 ns
(0,23 ns/pF) CL
15
20
40 ns
12 ns
(0,16 ns/pF) CL
60
120 ns
33 ns
(0,55 ns/pF) CL
10
tPHL
30
60 ns
19 ns
(0,23 ns/pF) CL
15
25
50 ns
17 ns
(0,16 ns/pF) CL
60
120 ns
10 ns
(1,0 ns/pF) CL
10
tPLH
30
60 ns
9 ns
(0,42 ns/pF) CL
15
20
40 ns
6 ns
(0,28 ns/pF) CL
25
50 ns
20 ns
(1,0 na/pF) CL
16
32 ns
13 ns
(0,06 ns/pF) CL
13
26 ns
10 ns
(0,06 ns/pF) CL
10
10
tTHL
tTLH
15
January 1995
155
Philips Semiconductors
Product specification
HEF4511B
MSI
VDD
V
Minimum EL
SYMBOL
10
tWELL
MIN.
TYP.
TYPICAL EXTRAPOLATION
FORMULA
MAX.
80
40
ns
40
20
ns
15
35
17
ns
Set-up time
50
25
ns
Dn EL
10
25
12
ns
15
20
ns
60
30
ns
30
15
ns
25
12
ns
Hold-time
Dn EL
10
15
tsu
thold
Conditions:
DD = LOW
DA = DB = BI = LT = HIGH
Fig.8 Waveforms showing minimum EL pulse width, set-up and hold time for DC to EL.
January 1995
Philips Semiconductors
Product specification
January 1995
10
HEF4511B
MSI
Philips Semiconductors
Product specification
HEF4511B
MSI
January 1995
11