Академический Документы
Профессиональный Документы
Культура Документы
HDL Code
Synthesis
Real-world verification
Stimulus from bench testers or
actual in-circuit input
Probe
P&R
Run
Weighing Down
Observability and
Controllability
Probe
Synthesis
and
P&R
Run
www.aldec.com
programming
Design too large to know
Difficult corner case testing
Debug becoming incremental
where is the end?
HDL Code
www.aldec.com
OVM / UVM
Simulation
Probe
Synthesis &
P&R
Run
Verification component
Driver, monitor, sequencer separated for
Subsystem
Config
modular implementation
Configuration lives within the component
Consistent TLM channel for component
connection
Verification
Component
www.aldec.com
assembly
Components configure hierarchically
Lower-level components switch to passive
Reduces burn-and-churn test
reconfiguration effort
Verification
Component
Config
Subsystem
Subsystem
Config
Verification
Component
PCIe
USB 3.0
Ethernet
DDR2
SoC
CPU
AXI
IP
IP
IP
IP
IP
IP
IP
SoC
SoC
SoC 3