Академический Документы
Профессиональный Документы
Культура Документы
Introductory Comments
This flow was originally designed to work in the .035 m AMI/TSMC technologies, and has
since been ported to work with the 90 nm ST design kit. The final goal of this design flow is to
provide sectioned scripts, where the process dependent parameters can be separated from the
design and flow parameters, making this flow easily portable from one technology to another,
and from one project to another. At the current time there are two separate flows for the two
technologies, however this separation of scripts has not been accomplished yet. This manuscript
details how to run the flows as they stand. Later editions will detail the separation of design,
technology, and flow parameters in different scripts.
The current file directory structure is shown here in Fig. 1. These directories will be discussed in
great detail throughout the document, however the following gives a brief overview of what is
contained in each directory.
rc Contains the required scripts to synthesize the top level HDL code down-to a gate-level
verilog netlist.
dft Contains the scripts to insert scan-chains into the post-RC gate-level netlist.
fe Holds the scripts to perform back-end synthesis, which takes the gate-level netlists, with
scan chain inserted, and transfers them to layout. This step will provide a final gds file which is
used to tape-out the chip.
ic This directory contains scripts used to import the post-encounter netlist into the actual
cadence design environment. In this environment, one can perform schematic and extracted
level simulations on the final design.
ncsim Houses scripts to simulate the behavioral, post-RC and post-encounter netlists.
aux Contains files that provide design constraints (timing, clock-tree specs, etc), and
configuration settings for the current project.
cdn_init Holds the scripts needed to launch the cadence tools, and setup the project
environment.
mmsim This directory contains scripts that perform simulations on the final schematic and
extracted netlists.
hdl Houses the top level HDL code and testbenches.
lib Holds all of the necessary library files (.lib, .lef, technology .v files, etc).
*** From this point forward, when referring to a directory, ./ will imply username/cadence/cordic/, e.g.
./rc implies username/cadence/cordic/rc.
./cdn_init/cadence_cordic :
The only thing to modify here is the paths to the cadence tools. If you get errors where
the tools cannot be found, you need to change the paths in this file to point to the tool locations
in your unix environment.