Академический Документы
Профессиональный Документы
Культура Документы
Description
Features
Applications
Avago Technologies
-1-
Functional Diagram
Functional Diagram
VDD1 1
IDD1
IDD2
8 VDD2
VIN+ 2
7 VOUT+
VIN- 3
6 VOUT-
GND1 4
NOTE
5 GND2
SHIELD
A 0.1 F bypass capacitor must be connected between pins 1 and 4 and between pins 5 and 8.
Pin Description
Table 1 Pin Description
Pin No.
Symbol
Description
VDD1
Supply voltage for input side (4.5 V to 5.5 V), relative to GND1
VIN+
VIN
GND1
GND2
VOUT
Negative output
VOUT+
Positive output
VDD2
Ordering Information
ACPL-790B/790A/7900 is UL recognized with 5000 Vrms/1 minute rating per UL 1577.
Table 2 Ordering Information
Part Number
ACPL-790B
ACPL-790A
ACPL-7900
Option (RoHS
Compliant)
-000E
-300E
-500E
Surface
Mount
Package
300 mil
DIP-8
Gull Wing
IEC/EN/DIN EN
60747-5-5
Quantity
50 per tube
50 per tube
To order, choose a part number from the part number column and combine with the desired option from the option column to
form an order entry.
Example:
ACPL-790B-500E to order product of Gull Wing Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5
Safety Approval and RoHS compliance.
Optional data sheets are available. Contact your Avago sales representative or authorized distributor for information.
Avago Technologies
-2-
7.62 0.25
(0.300 0.010)
Avago
Lead Free
Pin 1 Dot
3.56 0.13
(0.140 0.005)
A NNNN Z
YYWW
EEE P
Date Code
1.19 (0.047) MAX.
6.35 0.25
(0.250 0.010)
Special Program
Code
Lot ID
1.78 (0.070) MAX.
5 TYP.
+ 0.076
0.254 - 0.051
+ 0.003)
(0.010 - 0.002)
1.080 0.320
(0.043 0.013)
NOTE
Initial or continued variation in the color of the white mold compound is normal and does not affect device
performance or reliability.
Avago Technologies
-3-
10.9 (0.430)
6.350 0.25
(0.025 0.010)
1.27 (0.050)
1.780
(0.070)
MAX.
1.19
(0.047)
MAX.
9.65 0.25
(0.380 0.010)
7.62 0.25
(0.300 0.010)
0.20 (0.008)
0.33 (0.013)
3.56 0.13
(0.140 0.005)
1.080 0.320
(0.043 0.013)
2.54
(0.100)
BSC
2.0 (0.080)
0.635 0.25
(0.025 0.010)
0.635 0.130
(0.025 0.005)
12 NOM.
Lead coplanarity
xx.xxx = 0.005
Regulatory Information
The ACPL-790B/790A/7900 is approved by the following organizations:
IEC/EN/DIN EN 60747-5-5
Approved with Maximum Working Insulation Voltage, VIORM = 891 Vpeak.
UL
Approval under UL 1577, component recognition program up to VISO = 5000 Vrms/1 min. File E55361.
CSA
Approval under CSA Component Acceptance Notice #5, File CA 88324.
Avago Technologies
-4-
Symbol
Value
Units
Conditions
L(101)
7.4
mm
8.0
mm
0.5
mm
>175
CTI
Isolation Group
IIIa
Symbol
Value
I-IV
I-IV
I-III
I-III
I-II
Climatic Classification
55/105/21
Units
VIORM
891
Vpeak
VPR
1671
Vpeak
VPR
1426
Vpeak
VIOTM
8000
Vpeak
TS
IS,INPUT
PS,OUTPUT
175
400
600
C
mA
mW
RS
109
a.
Safety-limiting parameters are dependent on ambient temperature. The Input Current, IS,INPUT, derates linearly above 25 C free-air temperature at a rate of
2.67 mA/C; the Output Power, PS,OUTPUT, derates linearly above 25 C free-air temperature at a rate of 4 mW/C.
Avago Technologies
-5-
Symbol
Min.
Max.
Units
Storage Temperature
TS
-55
+125
TA
-40
+105
Supply Voltages
VDD1, VDD2
-0.5
6.0
VIN+, VIN
-2
VDD1 + 0.5
VIN+, VIN
-6
VDD1 + 0.5
Output Voltages
VOUT+, VOUT
-0.5
VDD2 + 0.5
a.
DC voltage of up to -2 V on the inputs does not cause latch-up or damage to the device; tested at typical operating conditions.
b.
Absolute maximum DC current on the inputs = 100 mA, no latch-up or device damage occurs.
c.
Transient voltage of 2 seconds up to -6 V on the inputs does not cause latch-up or damage to the device; tested at typical operating conditions.
Symbol
Min.
Max.
Units
TA
-40
+105
VDD1
4.5
5.5
VDD2
5.5
VIN+, VIN
-200
+200
mV
a.
200 mV is the nominal input range. Full scale input range (FSR) is 300 mV. Functional input range is 2 V.
Avago Technologies
-6-
Electrical Specifications
Electrical Specifications
Unless otherwise noted, TA = -40 C to +105 C, VDD1 = 4.5 V to 5.5 V, VDD2 = 3 V to 5.5 V, VIN+ = -200 mV to +200 mV, and VIN- = 0 V
(single-ended connection).
Table 7 Electrical Specifications
Parameter
Symbol
Typ.a
Min.
Max.
Unit
Test Conditions
Figure
DC CHARACTERISTICS
0.4
mV
TA = 25 C
3, 4
-0.8
V/C
TA = -40 C to +105 C;
absolute value
8.16
8.2
8.24
V/V
TA = 25 C
6, 7
G1
8.12
8.2
8.28
V/V
TA = 25 C
6, 7
G3
7.95
8.2
8.44
V/V
TA = 25 C
6, 7
V/V/C
TA = -40 C to +105 C
%/C
TA = -40 C to +105 C
300
mV
12
-0.1
VIN+ = 0, VIN- = 0 V
13
14
VOS
|dVOS/dTA|
G0
-1
-0.00041
0.05
Magnitude of NL200
Change vs. Temperature
dNL200/dTA
0.13
0.0003
0.013
0.06
11
FSR
IIN+
dIIN+/dTA
-0.05
nA/C
Equivalent Input
Impedance
RIN
27
Output Common-Mode
Voltagef
VOCM
1.23
VOUT+ or VOUT-
OVR
0 to 2.5
VOUT+ or VOUT-
Output Short-Circuit
Current
|IOSC|
11
mA
Output Resistance
ROUT
21
VOUT+ or VOUT-
Input DC Common-Mode
Rejection Ratiob
CMRRIN
76
dB
Signal-to-Noise Ratiog
SNR
62
dB
15, 16
Signal-to-(Noise +
Distortion) Ratioh
SNDR
59
dB
15, 16
Small-Signal Bandwidth
(-3 dB)
f-3 dB
200
kHz
-1
12
AC CHARACTERISTICS
140
Avago Technologies
-7-
17, 18
Package Characteristics
Symbol
Typ.a
Min.
Max.
Unit
Test Conditions
Figure
tPD10
1.6
2.3
19
50%-50%
tPD50
2.6
19
90%-90%
tPD90
2.6
3.3
19
tR/F
1.7
Step input
19
CMTI
15
kV/s
VCM = 1 kV, TA = 25 C
PSR
-78
dB
IDD1
11
18.5
mA
20
12
mA
5 V supply
20
6.8
11
mA
3.3 V supply
20
10
POWER SUPPLIES
Input Side Supply Currentj
a.
All Typical values are under Typical Operating Conditions at TA = 25 C, VDD1 = 5 V, VDD2 = 3.3 V.
b.
c.
Gain temperature drift can be normalized and expressed as Temperature Coefficient of Gain (TCG) of -50 ppm/C.
d.
e.
Because of the switched-capacitor nature of the input sigma-delta converter, time-averaged values are shown.
f.
g.
h.
i.
Ripple voltage applied to VDD1 with a 0.1 F bypass capacitor connected; differential amplitude of the ripple outputs measured. See Definitions section.
j.
The input supply current decreases as the differential input voltage (VIN+ . VIN-) decreases.
Package Characteristics
Table 8 Package Characteristics
Parameter
Symbol
Min.
Typ.
Max.
5000
Unit
Test Condition
Vrms
Resistance (Input-Output)c
RI-O
>1012
Capacitance (Input-Output) c
CI-O
0.5
pF
f = 1 MHz
a.
In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage 6000 Vrms for 1 second (leakage detection current limit,
II-O 5 A). This test is performed before the 100% production test for partial discharge (method b) shown in IEC/EN/DIN EN 60747-5-5 Insulation Characteristic
Table.
b.
The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating.
For the continuous voltage rating, refer to the IEC/EN/DIN EN 60747-5-5 insulation characteristics table and your equipment level safety specification.
c.
This is a two-terminal measurement: pins 14 are shorted together and pins 58 are shorted together.
Avago Technologies
-8-
0.4
0.4
0.3
0.3
VDD2 =3.3V
VDD2 =5.0V
0.1
0
-0.1
0
-0.1
-0.2
-0.3
-0.3
-0.4
4.75
5
5.25
VDD1 - SUPPLY VOLTAGE - V
5.5
3.5
4
4.5
VDD1 - SUPPLY VOLTAGE - V
5.5
0.7
8.24
0.6
8.23
0.5
8.22
GAIN - V/V
OFFSET - mV
0.1
-0.2
-0.4
4.5
0.4
0.3
0.2
8.21
VDD2 =3.3V
8.2
8.19
VDD2 =5.0V
8.18
0.1
8.17
0
-40
-20
20
40
60
TA - TEMPERATURE - C
80
100
8.16
4.5
120
8.24
8.24
8.23
8.23
8.22
8.22
8.21
8.21
8.2
VDD1 =5V
8.19
8.18
8.18
8.17
8.17
8.16
3.5
5
5.25
VDD2 - SUPPLY VOLTAGE - V
5.5
8.2
8.19
4.75
GAIN - V/V
GAIN - V/V
VDD1 =5V
0.2
OFFSET - mV
OFFSET - mV
0.2
4
4.5
VDD2 - SUPPLY VOLTAGE - V
5.5
8.16
-40
Avago Technologies
-9-
-20
20
40
60
TA - TEMPERATURE - C
80
100
120
0.06
0.06
NL200 , VDD2 =3.3V
0.05
NL200 , VDD2 =5V
NL - NONLINEARITY - %
NL - NONLINEARITY - %
0.05
0.04
0.03
0.02
NL100 , VDD2=3.3V
0.01
0.04
0.03
0.02
0.01
NL100
0
4.5
4.75
5
5.25
VDD1 - SUPPLY VOLTAGE - V
5.5
0.14
3.0
0.12
2.5
0.10
0.08
NL200
0.06
0.04
0.02
0.00
-40
3.5
4
4.5
VDD2 - SUPPLY VOLTAGE - V
5.5
NL - LINEARITY - %
VOUT
2.0
VOUT+
1.5
1.0
0.5
0.0
-20
20
40
60
TA - TEMPERATURE - C
80
NL100
100 120
-0.5
-0.4
-0.3
-0.2
-0.1
0
0.1
0.2
VIN+ - INPUT VOLTAGE - V
0.3
0.4
20
29
VIN+= 0 to 300mV
RIN - INPUT IMPEDANCE - kohm
15
IIN+ - INPUT CURRENT - PA
VDD1= 5V
NL200
10
5
0
-5
-10
28
27
26
-15
-20
-0.6
25
-0.4
-0.2
0.0
0.2
VIN+ - INPUT VOLTAGE - V
0.4
0.6
-40
Avago Technologies
- 10 -
-20
20
40
60
TA - TEMPERATURE - C
80
100
120
66
66
64
62
62
60
SNR, SNDR - dB
SNR, SNDR - dB
64
SNR
SNDR
58
56
54
-40
-20
20
40
60
TA - TEMPERATURE - C
80
100
50
100
120
5
0
-5
-10
-15
-20
-25
-30
-35
-40
-45
-50
100
300
1,000
10,000
100,000
FREQUENCY - Hz
1,000,000
180
150
120
90
60
30
0
-30
-60
-90
-120
-150
-180
100
1,000
10,000
FREQUENCY - Hz
100,000
1,000,000
12
11
tPD90
3.0
2.8
2.6
2.4
2.2
2.0
1.8
1.6
1.4
1.2
1.0
-40
150
200
250
VIN+ - INPUT VOLTAGE - m Vpp
PHASE - DEGREES
NORMALIZED GAIN - dB
56
52
PROPAGATION DELAY - Ps
SNDR
58
54
52
50
SNR
60
tPD50
tR/F
tPD10
20
40
60
TA - TEMPERATURE - C
80
100
9
8
IDD2(VDD2 = 5V)
IDD2(VDD2 = 3.3V)
6
5
tPD10, tPD50, tPD90: 200 mV/Ps step input; tR/F: step input
-20
IDD1(VDD1 = 5V)
10
120
Avago Technologies
- 11 -
-0.4
-0.3
-0.2
-0.1
0
0.1
0.2
VIN+ - INPUT VOLTAGE - V
0.3
0.4
Definitions
Definitions
Gain
Gain is defined as the slope of the best-fit line of differential
output voltage (VOUT+ VOUT) vs. differential input voltage
(VIN+ VIN) over the nominal input range, with offset error
adjusted out.
Nonlinearity
Application Information
Application Circuit
POSITIVE
FLOATING
SUPPLY
C5
68 pF
HV+
GATE DRIVE
CIRCUIT
R3
***
10.0 K
U1
78L05
IN OUT
C1
0.1
PF
R5
10
MOTOR
***
VDD2 (+5 V)
+15 V
VDD1
C2
0.1
PF
R1
2.00 K
R2
C3
47 nF 3
C4
0.1 PF
U2
2.00 K
+
RSENSE
4
GND1
***
5
ACPL-790B/
ACPL-790A/
ACPL-7900
C6
68 pF
GND2
HV-
Avago Technologies
- 12 -
C8
0.1 PF
GND2
U3
+ TL032A
C7
R4
0.1 PF
10.0 K
-15 V
GND2
GND2
VOUT
Application Information
PC Board Layout
The design of the printed circuit board (PCB) should follow
good layout practices, such as keeping bypass capacitors close
to the supply pins, keeping output signals away from input
signals, the use of ground and power planes, etc. In addition,
the layout of the PCB can also affect the isolation transient
immunity (CMTI) of the ACPL-790B/790A/7900, due primarily
to stray capacitive coupling between the input and the output
circuits. To obtain optimal CMTI performance, the layout of the
PC board should minimize any stray coupling by maintaining
the maximum possible distance between the input and output
sides of the circuit and ensuring that any ground or power
plane on the PC board does not pass directly below or extend
much wider than the body of the ACPL-790B/790A/7900.
Figure 22 shows an example PCB layout.
TO GND1 TO VDD1
TO VDD2 TO GND2
C4
C2
U2
TO RSENSE+
R5
VOUT+
VOUT
C3
TO RSENSE
Note: Drawing not to scale
ACPL-790B/790A/7900
Avago Technologies
- 13 -
Application Information
40
440 V
380 V
220 V
120 V
35
30
25
20
15
10
5
0
0
20
10
25
15
MOTOR PHASE CURRENT - A (rms)
30
35
Avago Technologies
- 14 -
5V
VDD1
Ra
VIN+
+Input
Rb
Input
ACPL-790B/
ACPL-790A/
ACPL-7900
VIN
GND1
Output Side
Voltage Sensing
The ACPL-790B/790A/7900 can also be used to isolate signals
with amplitudes larger than its recommended input range with
the use of a resistive voltage divider at its input. The only
restrictions are that the impedance of the divider be relatively
small (less than 1 k so that the input resistance (22 k and
input bias current (0.1 A) do not affect the accuracy of the
measurement. An input bypass capacitor is still required,
although the 10 series damping resistor is not (the resistance
of the voltage divider provides the same function). The
low-pass filter formed by the divider resistance and the input
bypass capacitor may limit the achievable bandwidth.
For product information and a complete list of distributors, please go to our web site:
www.avagotech.com
Avago Technologies and the A logo are trademarks of Avago Technologies in the United
States and other countries. All other brand and product names may be trademarks of their
respective companies.
Data subject to change. Copyright 20102016 Avago Technologies. All Rights Reserved.
pub-005417 January 14, 2016