Академический Документы
Профессиональный Документы
Культура Документы
HierarchicalDesignFlowpart2|VLSIConcepts
1
More NextBlog
VLSIConcepts
Translatepage
SelectLanguage
Poweredby
AonlineinformationCenterforallwhohaveInterestinSemiconductorIndustry.
SearchThisBlog
FeaturedPost
Search
Saturday,April14,2012
HierarchicalDesignFlowpart2
HowtoPrepareGoodResume
PointstoRememberforPreparingaGoodResu
RelatedArticles:5StepstoBuildCareerinVLS
VLSIIndustryReluctanttoHire...
FollowbyEmail
Wehavediscussedinthelastpost(HierarchicalDesignFlow:Part1)thattheimportantstepintheHierarchicalflowis
theSettingblocklevelconstraintsandtheseareof2typesPhysicalConstraintsandTimingConstraints.Related
to Physical Constraints, basic idea is already mentioned in the last post. Now we will discuss the basics of timing
constraints.
Emailaddress...
Vlsiexpert
Timing Constraint for Block is equivalent to the Timing Budgeting or say Block timing Budget allocation for
examplethedelayattheinputport/outputportandall.
TimingBudgeting:
LikePage
4.2Klikes
1friendlikesthis
Timing budgeting is an important step in achieving timing closure in a physically hierarchical design. The timing
budgetingdeterminesthecorrespondingtimingboundaryconstraintsforeachblockinadesign.Ifthetimingboundary
constraintsforeachblockaremetwhentheyareimplemented,thetopleveltimingconstraintsaresatisfied.
Tounderstanditclearlyagainconsiderthescenarioofyourhouse.Youwanttoplaceyour
Drawingroomclosetomainentrance(reasonbeingyoudontwantthatanynewpersontravelallthroughthe
bedroomkitchenandthenfinallysitindrawingroom),
TraveltimebetweenKitchenandDiningroomshouldbeaslessaspossible.
Bathroomshouldbeasclosetoyourbedroom(sothatyoushouldnotspendmuchtimebeforegoingtooffice
justintoandfrobetweenbedroomandbathroom.
So,allthesearetimingconstraintsduringthefinalizingoflayoutofyourhouse.ThinkwhatwillhappenifKitchenisin
3rdfloorandDiningroomisingroundfloor.
Similarly, in the chip designing, while you divide the design into small blocks, you have to take care about timing
between blocks I/O to other blocks I/O, blocks I/O to chip I/O. If a data is required by a blockA for doing some
processingandthisdataisgeneratedbyblockB,soBlockAshouldknowwhenitwillreceivethedatafromtheBlock
B.SinceatthetopleveltheseblocksareBlackBox,soduringtimingbudgetingwehavetodefinetheconstraintat
input of Block A that it will receive the data after X time (this X we have to estimate correctly on the basic of
experienceandknowledgeoftheblock,usuallyweconstraintwithX+xamountwherexisthemarginwearekeeping
incaseofwrongestimation).
HahahahaConfusingIknowYouhavereadaboveparagraph23timestounderstandwhatIamsaying.EvenI
havedoneseveraltimesaftercomposingthis.Butitsokayforthetimebeing.
ThemainpointwhichIamtryingtoclarifyyouisifyouhaveameetingwithyourclientintheeveningat6:00PM
butyoudontknowthetrafficconditiononroad.Soyouwillestimatethetravelingtimeandaddsomemarginwhich
cantakecarethetrafficconditionandall.Similarlywhenyouareprovidingsometimingconstrainttoblock,youadd
somemarginjusttomakesurethatyouwillnotfaceanyprobleminfuture.
Evenifyouarenotclear,justreadnextfewparagraphsandIamsureyouwillgettheclearpicture.
Follow
111 followers
TotalPageviews
3,324,092
SubscribeToVLSIEXPERT
Posts
Comments
The blocklevel timing constraints are in the form of one or more logical timing constraint points at the input and
outputportsofblocklevelcircuits.Eachlogicaltimingconstraintpoints
Specifiesaclocksourceusedtoclockdatathroughtheport,
Adelayparameterspecifyingdatapropagationdelaybackwardfromaninputportandforwardfromanoutput
port,
http://www.vlsiexpert.com/2012/04/hierarchicaldesignflowpart2.html
PopularPosts
BasicofTiming
AnalysisinPhysical
Design
BlogArchive
1/5
6/5/2016
HierarchicalDesignFlowpart2|VLSIConcepts
Andanytimingexceptionassociatedwiththedatapath.
Using the logical timing constraint point, the circuit design system performs independent timing analysis and
optimizationofeachblocklevelcircuit.
Letmeexplainthistimingbudgetingconceptinotherwayalso.
Letussupposethatyouhaveadesignandasperthespecification,dateshouldreachfromportx1tox2within3sec.
Nowintheflatdesignyoucanmeetthistimingveryeasilybecauseyouareawareaboutthenoofcells,typesofcells
andwirelengthbetweenthex1andx2also.Soitsveryeasytoestimatethedelaybetweenx1andx2.
"TimingPaths":Static
TimingAnalysis(STA)
basic(Part1)
2016
Delay"WireLoad
Model":StaticTiming
Analysis(STA)basic
(Part4c)
2013
Delay"Interconnect
DelayModels":Static
TimingAnalysis(STA)
basic(Part4b)
2015
2014
2012
"SetupandHoldTime"
:StaticTimingAnalysis
(STA)basic(Part3a)
"SetupandHoldTime
Violation":Static
TimingAnalysis(STA)
basic(Part3b)
"ExamplesOfSetup
andHoldtime":Static
TimingAnalysis(STA)
basic(Part3c)
Nowcompareitwiththehierarchicaldesign.Youhavefiguredoutthatthereare3blocksinbetweenx1andx2.Now
theblockownersaredifferent,soyouwanttomakesurethateveryonegetsproperinformationbeforedesigningtheir
ownblock.Likehowmuchmaximumdelayshouldbethereforb1/b2/b3(likewegetthespecificationfromx1tox2at
thetoplevel).Soitsourjobtoprovidetheproperspecificationtotheblockowner.IfIwillmissthis,itwillbeanear
toimpossibletasktointegrateitatthetoplevelwithoutanyiteration.So,dividingthisavailable3sectimeintothese3
blocksisknownasTimeBudgetinginthisexample(OnthebigdesignalsothedefinitionissimilarDistributethe
topleveltimingconstrainteffectivelytotheblocklevelisknownasTimeBudgeting.)
Now,randomlyyouhaveassignedthe1secdelaytoeachblock.Butthecelldelay(cellspresentinsidetheblockb1)of
blockb1itselfisexceeding1sec(ifyouwilladdthenetdelayafterlayoutitwillbemuchmorethan1sec),sosuch
type of timing budgeting is known as UnderBudgetedTiming. Similarly, if the cell delay of block b2 is very less
(lets assume 0.2sec), then estimating the 0.8sec for the net delay may be too much.And in such cases this type of
timingbudgetingisknownasOverbudgetedTiming.Soitsveryimportanttoestimatethetimingveryaccurately.
2011
2010
2008
"TimeBorrowing":
StaticTimingAnalysis
(STA)basic(Part2)
EffectofWireLength
OntheSlew:Static
TimingAnalysis(STA)
Basic(Part7a)
EffectofThreshold
voltage:StaticTiming
Analysis(STA)Basic
(Part7c)
RecentVisitors
Nowletsassumethatyouhaveestimatedthedelay(timingbudgeting)correctlyforeachblock(e.g1.5sec,0.5sec,1
sec).There is a processing in block b2 on the data which is coming from the block b1, so for that, block b2 should
knowthatwhenitisgoingtoreceivethedata(afterhowmuchtimewithreferencetosystemclockitwillreceivethe
data). Since both the blocks are handling by different person and they are closing their blocks independently, so we
havetodefinefewconstraintsattheinputandoutputportsofeachblockintermsoftimingandall.Theseconstraints
canbewithrespecttoclockordataorboth.
For example, we can define one constraint at the input of block b2 that for all calculation within the block, it can
assumethatdatahasadelayof1.5sec(inPTitwillbelikeset_input_delay).Sothiswillbetheconstraintforthis
blockwithrespecttothisparticulardataandatthisparticularport.
Similarlogicisappliedtoallthehierarchicaldesign.Andsimilartypeoftimingconstraintyouhavetodefineforallthe
VLSIBASIC
STA&SI
Extraction&DFM
LowPower
PhysicalDesign
VlsiInterviewQuestions
subblocks.MostlytheseconstraintsareintheformofSDC(SynopsysdelayConstraint).Atabareminimum,adesign
willhaveclockconstraints,andinputandoutputdelayconstraints.Asadesigngetsmorecomplicated,youmaytendto
VLSIIndustry:Insight
RecommendedBook
VLSIGlossary
AboutUs
CallforHelp
addexceptionconstraints.However,thefewertheexceptionsthebetterintermsoftoolruntime.Anywaysthedetails
aboutthetimingconstraintsareinthedifferentpost.
Content
WhatshouldberequiredtodoanefficienttimingBudgeting:
AllCellsandblocksshouldbefloorplanned.SothatatleastyoucanfigureoutthelocationoftheI/Opins.If
youcangetagloballyrouteddesign,thenitiswonderful.
TimingConstraintfortoplevelshouldbeavailable.
Ifyouareusinganyhardblock,thetimingconstraints/specificationshouldbeproperlyknown.
Challengesinthetimingbudgeting:
Chiplevelconstraintsmustbemappedcorrectlytoblocklevelconstraints.
For allocating the timing budgeting to all the subblocks, we have to predict reasonable delay for global
interconnects.Whichisdifficultbeforethedesignisphysicallyconstructed.
Becauseofnotabletopredictaccuratedelayofglobalnest,lotsofiterationsarerequiredtoclosethetimingin
thedesign.
Ifyouoverbudgetedanyblock,youarewastingthetimingslack.
Ifyouunderbudgeted,youwillgetnegativeslackmeanstimingviolation.Itmaybepossiblethatunderbudget
of one block is because of overbudgetting the other block. Because at the end timing should be as per
specificationofchip.
Unfortunately,thedelaybudgetingproblemwillonlybecomemoredifficultasmorewiresbecomeglobalwires
whosepintopindelaysarestronglydependentontheiractualimplementationbydetailedroutingtools.
Oncetimingbudgetingisdone,eachandeveryblockactlikeasmallchip/design.Onceeveryblockisdone,theseare
integratedatthetoplevelandthenthetimingoftoplevelisverified.Fortimingverificationatthetoplevelweonly
needthetiminginformationcorrespondingtoeachblock,sowecanignoreotherdetails(whichcancreateaproblemin
termsofhugememoryandruntime).Forthispurpose,weusethetimingmodelscorrespondingtoeachsubblocks.A
timing model contains information about the timing characteristics, but not the logical functionality, of sub
module/blocks.
After generating a timing model of a block, we use that model in place of the original netlist for timing analysis at
http://www.vlsiexpert.com/2012/04/hierarchicaldesignflowpart2.html
VideoLectures
EDN:ICDesign
ControlanFP
withoutusing
processor
Timingaware
pipeliningop
forarearedu
Largepanel
leadframesr
costsbutbrin
assemblych
Softwaredef
FPGAcompu
QuickPlay:P
howto
Resolvepico
usingFPGA
techniques
2/5
6/5/2016
HierarchicalDesignFlowpart2|VLSIConcepts
higherlevelsofhierarchy.Thistechniquemakeswholechipanalysisrunmuchfaster.
Another use of timing models is to protect intellectual property. If you supply a chip submodule to a customer for
integrationintothecustomerslargerchip,youcanprovidethetimingmodelwithouttheoriginalnetlist.Thismethod
allowsthecustomertoperformaccuratetiminganalysiswiththesubmodule,withouthavingaccesstothenetlist.
Therearedifferenttypesoftimingmodelswhichwewilldiscussinseparatepost.ButmostpopularareQTM(Quick
TimeModel),ETM(ExtractedTimingModel),ILM(Interfacelogicmodel)andLibertyModel.
Nowinthelast,asyouknowthatthereisnothing100%perfect,HierarchicalFlowalsohavesomelimitations.
LimitationinHierarchicalDesign:
Whenyouplacetheblockintoplevel,theycanactasroutingobstructionandduetowhichitmaybethatyou
havetoroutethewiremorethanyourestimationanditwillcreatetimingviolation.
Netsthatinterconnecttheblockshavetoberoutedthroughchannelsbetweenblocks.Theseroutestendtobe
longandcancausetimingandsignalintegrityproblems.
RoutingCongestioninsomeplaceandsomeplaceisnotutilizedproperly.Soitmayhappenthathierarchical
designrequiresmorechipareathatflatdesign.
TimingofblockI/Ocantbechangedduringtopleveloptimization.soblocksmustbeoptimizedwithagood
I/Obudget.
PredictionofI/Obudgetshouldbeveryaccurate,elsetheremaybealotofiterationsbetweenI/Obudgeting
andclosingthetimingofblock.
Youmightalsolike:
Designconstraint:
Maximumtransition
time
Parasitic
Interconnect
Corner(RC
Corner)Part1
Delay"WireLoad
Model":Static
TimingAnalysis
(STA)...
Linkwithin
PostedbyVLSIEXPERTat1:36AM
Reactions:
Excellent (5)
Good (1)
Interesting (0)
9comments:
Anonymous June27,2012at8:29PM
LiveTrafficFeed
AvisitorfromBangalore,
Karnatakaarrivedfrom
google.co.inandviewed
""SetupandHoldTime":
StaticTimingAnalysis
(STA)basic(Part3a)
AvisitorfromUnited
|VLSIConcepts"35secs
Statesviewed"VLSI
ago
Concepts:VLSIBASIC"
5minsago
AvisitorfromIndia
arrivedfromgoogle.co.in
andviewed""Setupand
HoldTimeViolation":
StaticTimingAnalysis
(STA)basic(Part3b)
AvisitorfromHyderabad,
|VLSIConcepts"7mins
AndhraPradesharrived
ago
from
widget3.linkwithin.com
andviewed"FacetoFace
InterviewPattern|VLSI
AvisitorfromIndia
Concepts"8minsago
viewed"10Waystofix
SETUPandHOLD
violation:StaticTiming
Analysis(STA)Basic
AvisitorfromBangalore,
(Part8)|VLSIConcepts"
Karnatakaarrivedfrom
13minsago
google.co.inandviewed
"BasicofTimingAnalysis
inPhysicalDesign|VLSI
AvisitorfromKyle,
Concepts"20minsago
Texasarrivedfrom
google.comandviewed
"TheDifferenceBetween
ParasiticDataFormats
SPF,DSPF,RSPF,SPEF,
AvisitorfromHyderabad,
andSBPF|VLSI
AndhraPradesharrived
Concepts"22minsago
fromvlsiexpert.comand
viewed""SetupandHold
TimeViolation":Static
TimingAnalysis(STA)
AvisitorfromIndia
basic(Part3b)|VLSI
arrivedfromlinkedin.com
Concepts"37minsago
andviewed""Fresher"
become"Physical
Designer"using3Ps
(Passion,Patience,
AvisitorfromPittsburgh,
Preparation)|VLSI
Pennsylvaniaviewed
Concepts"41minsago
"VLSIConcepts"49mins
ago
RealtimeviewGetFeedjit
Goodinformativearticle...keepwriting
Reply
Followers
Hairol August9,2012at10:18AM
Jointhissite
Thankyouverymuch.
withGoogleFriendConnect
Reply
Members(354) More
Anonymous November7,2012at3:44PM
Great!
Learnalotfromyourarticles!
Reply
Anonymous May30,2013at2:37PM
Alreadyamember?Signin
Thanksfortheinformation
Reply
Anonymous October11,2013at2:30PM
great
Reply
SPAR January31,2014at7:54PM
Greatwork..Thanksalotfortheinformation.
http://www.vlsiexpert.com/2012/04/hierarchicaldesignflowpart2.html
3/5
6/5/2016
HierarchicalDesignFlowpart2|VLSIConcepts
Reply
Replies
Anonymous April10,2015at7:34PM
Thanksalotforvaluableinformation.....
Reply
KarthikL February24,2016at4:43PM
canyouexplainhowtogenerateclockwhiledoingpracticalwithencountertool?
Reply
KarthikL February24,2016at4:57PM
canyouexplainhowtogenerateclockwhiledoingpracticalwithencountertool?
Reply
Enteryourcomment...
Commentas:
Publish
GoogleAccount
Preview
Linkstothispost
CreateaLink
NewerPost
Home
OlderPost
Subscribeto:PostComments(Atom)
MustReadArticles
EffectofTransistor's
SizeOntheSlew...
"TimeBorrowing":
StaticTimingAnal...
"SetupandHold
Time":StaticTimi...
"TimingPaths":
StaticTimingAnal...
"SetupandHold
TimeViolation":S...
www.vlsiexpert.com
www.vlsiexpert.com
www.vlsiexpert.com
www.vlsiexpert.com
www.vlsiexpert.com
http://www.vlsiexpert.com/2012/04/hierarchicaldesignflowpart2.html
4/5
6/5/2016
HierarchicalDesignFlowpart2|VLSIConcepts
10Waystofix
SETUPandHOLD...
SynopsysDesign
Constraints(SDC)...
Parasitic
InterconnectCorn...
MaximumClock
Frequency:Static...
JourneyfromM.tech
toInternship(Sanj...
www.vlsiexpert.com
www.vlsiexpert.com
www.vlsiexpert.com
www.vlsiexpert.com
www.vlsiexpert.com
AddThis
Vlsiexpertgroup.Simpletemplate.PoweredbyBlogger.
http://www.vlsiexpert.com/2012/04/hierarchicaldesignflowpart2.html
5/5