Академический Документы
Профессиональный Документы
Культура Документы
Recap
I
I
I
I
I
I
10
GND 11
Vcc
8 1 PB0
PortD, PD7 21 14 PD0
PortC , PC 7 29 22 PC 0
PortA, PA7 33 40 PA0
PortB, PB7
#i n c l u d e <a v r / i o . h>
i n t main ( v o i d )
{
// i n i t i a l i z a t i o n
while (1)
{
// C o n t i n u o u s P r o c e s s i n g
}
return 0;
}
I
I
pin configuration,
I
I
input 0
output 1
C Code Example,
I
DDRA = 0b10101010;
DDRA
o
1
i
0
Pin
33
o
1
i
0
o
1
i
0
o
1
i
0
40
C Code Example,
I
I
I
PORTA = 0b01010101;
Version 1
Version 1
Version 2
Practice Problem
Practice Problem
Important Notices
Important Notices
Important Notices
I
I
In Detail Explanation
in
Next term
SAP Architecture
Todays Topic
ATmega16 Architecture
ATmega16 Architecture
Overview
ATmega16 Architecture
Overview
ATmega16 Architecture
Overview
Harvard Architecture
ATmega16 Architecture
Overview
Harvard Architecture
register-based architecture
I
register-based architecture
I
Harvard Architecture
Harvard Architecture
Harvard Architecture
Harvard Architecture
Harvard Architecture
Harvard Architecture
Atmega16 Architecture
Block Diagram
Reference
Steven F. Barrett
Daniel J. Pack