Академический Документы
Профессиональный Документы
Культура Документы
Reg. no.
Report
Marks / 3
Lab
Completio
n/3
Viva
Marks /
4
Total/10
Objectives
The purpose of the lab is to study some of the Op amp configurations
commonly found in practical applications and also investigate the nonidealities of the Op amp like finite Gain Bandwidth product and Slew rate
limitations. The circuits studied will include an integrator and differentiator.
Introduction
This laboratory deals with several amplifier circuits. Each of the circuits in the
lab requires some thinking to understand how the circuit works and its
practical limitations.
1. Integrator
The circuit in Fig. 1 is the so-called lossless inverting integrator. As the name
suggests, the circuit generates an output signal that corresponds to the
integral of the input signal over time. The circuit can be analyzed using the
standard Op-amp analysis techniques mentioned in class.
It can be seen that the output is directly proportional to the integral (1/s
term) of the input signal and a steadily changing output voltage is produced
for a constant amplitude sinusoidal input voltage. Notice that the DC gain
(s=0) at the output is theoretically infinite; hence any small DC signal at the
input will saturate the Op amp output over time. In a real integrator circuit, a
large resistor in parallel with the capacitor is required to prevent the
capacitor from storing charge due to offset currents and voltages at the
input. This configuration is known as lossy integrator or a first order
lowpass circuit, which is shown in Fig. 2.
The DC gain is now finite and determined by the ratio of the two resistors.
2. Differentiator
As the counterpart of the integrator, the differentiator differentiates the input
signal. This configuration is shown in Fig. 3.
Using the typical linear circuit analysis techniques, the output can be
obtained as:
The output is proportional to the derivative (s term) thus the output voltage
increases monotonically as the frequency increases. Fig. 4 shows the circuit
configuration for a commonly used pseudo-differentiator or high pass filter.
Problem Statement 1:
Lets suppose we have to implement the following mathematical equation on
hardware:
Y=
1
0.1 s
x
t
( 1+ 0.0001
s
1+0.01 s )
1
t 1(1)
1+0.0001 s
And
t 1 0.1 s
=
t 1+0.01 s
t 1=
0.1
t(2)
1+0.01 s
t 1=
0.1
t
1+0.01 s
We will compare this expression with the basic expression of pseudodifferentiator which is:
We get,
R2
=10
R1
R 1 x C=0.01
We will take R2=10k, then R1=1k and C=10uF
we get,
R2
=1
R1
R 2 x C=0.0001
We will take R2=1K, then R1=1k and C= 0.1uF
Lab Task