You are on page 1of 91

Colour Television Chassis

TPB1.1HU
LA

18890_000_100910.eps
100910

Contents Page Contents Page


1. Revision List 2 SMB: HDMI Out (B19) 65 72-73
2. Technical Specifications and Connections 2 SMB: HDMI SWITCH (B20) 66 72-73
3. Precautions, Notes, and Abbreviation List 6 SMB: HDMI IN 1&2&3 (B21) 67 72-73
4. Mechanical Instructions 10 SMB: Interface (B22) 68 72-73
5. Service Modes, Error Codes, and Fault Finding 16 SMB: Ethernet Switch (B23) 69 72-73
6. Alignments 20 SMB: Healthcare (B24) 70 72-73
7. Circuit Descriptions 22 SMB: Pro:Idiom (B25) 71 72-73
8. IC Data Sheets 30 BEB: POWER (BE01) 74 81-82
9. Block Diagrams BEB: SWITCH (BE02) 75 81-82
Wiring Diagram 32" 39 BEB: SCALER (BE03) 76 81-82
Wiring Diagram 37" 40 BEB: PANEL INTERFACE (BE04) 77 81-82
Wiring Diagram 42" 41 BEB: HDMI SWITCH (BE05) 78 81-82
Block Diagram of Smart Module Board 42 BEB: AUDIO (BE06) 79 81-82
Block Diagram of Back End Board 43 BEB: INTERFACE (BE07) 80 81-82
10. Circuit Diagrams and PWB Layouts Drawing PWB SLB: PCB SB SMARTLINK-LN 2K10 - 1 (T01) 83 85-86
Power Board: 32" (A01) 44 45-46 SLB: PCB SB SMARTLINK-LN 2K10 - 2 (T02) 84 85-86
SMB: 32-bit DDR Term/Conn (B01) 47 72-73 IR/LED Board (J) 87 88
SMB: 32-bit DDR SDRAM (B02) 48 72-73 11. Styling Sheets
SMB: Analog Power Decoupling (B03) 49 72-73 Styling Sheet 32" 89
SMB: Digital Power Decoupling (B04) 50 72-73 Styling Sheet 37" 90
SMB: FE; Transport I/O (B05) 51 72-73 Styling Sheet 42" 91
SMB: Video In Analog (B06) 52 72-73
SMB: Audio In (B07) 53 72-73
SMB: Video Out Analog (B08) 54 72-73
SMB: Audio Out (B09) 55 72-73
SMB: GPIOs; UART (B10) 56 72-73
SMB: Reset; Flash; SC; Bootstrap (B11) 57 72-73
SMB: BCM HDMI 0 & 1 (B12) 58 72-73
SMB: IRQ; BSC; CLK; EJTAG (B13) 59 72-73
SMB: USB & ETHERNET (B14) 60 72-73
SMB: SEMI-STBY Power (B15) 61 72-73
SMB: Active Power (B16) 62 72-73
SMB: MCU (B17) 63 72-73
SMB: LVDS to DVO (B18) 64 72-73

Copyright 2010 Koninklijke Philips Electronics N.V.


All rights reserved. No part of this publication may be reproduced, stored in a
retrieval system or transmitted, in any form or by any means, electronic, mechanical,
photocopying, or otherwise without the prior permission of Philips.

Published by SaS/CC 1070 BU TV Consumer Care, the Netherlands Subject to modification EN 3122 785 18880
2010-Nov-05
EN 2 1. TPB1.1HU LA Revision List

1. Revision List
Manual xxxx xxx xxxx.0
First release.

2. Technical Specifications and Connections


Index of this chapter: 2.2 Directions for Use
2.1 Technical Specifications
2.2 Directions for Use
Directions for use can be downloaded from the following
2.3 Connections websites:
2.4 Chassis Overview
http://www.philips.com/support
http://www.p4c.philips.com
Notes:
Figures can deviate due to the different set executions.
Specifications are indicative (subject to change).

2.1 Technical Specifications

For on-line product support please use the links in. Here is
product information available, as well as getting started, user
manuals, frequently asked questions and software & drivers.

Table 2-1 Described Model Numbers

Model Number Styling Published in


32HFL5662L/F7 P&S 3122 785 18880
37HFL5682L/F7 P&S 3122 785 18880
42HFL5682L/F7 P&S 3122 785 18880

Note: The given Model Numbers are subject to change.

2010-Nov-05
Technical Specifications and Connections TPB1.1HU LA 2. EN 3

2.3 Connections

VIDEO
IN
R
1

A UDIO
IN
L
DATA 1

HDMI 3 HDMI 2 HDMI 1

VGA IN
2

17

PC-A UDIO
3

IN
4

USB
6

SIDE HDMI
5

9
DATA 1

10

HDMI 3 HDMI 2 HDMI 1

optional
16 15 14 13 12 11

18880_001_100909.eps
101020

Figure 2-1 Connection overview

Note: The following connector colour abbreviations are used Wh - Audio L 0.5 VRMS / 10 k jq
(acc. to DIN/IEC 757): Bk= Black, Bu= Blue, Gn= Green,
Gy= Grey, Rd= Red, Wh= White, Ye= Yellow. 2 - PC IN:VGA
1 5
10
2.3.1 Side Connections 6
11 15

10000_002_090121.eps
1 - Cinch: Video CVBS - In, Audio - In 090127
Ye - Video CVBS 1 VPP / 75 jq
Rd - Audio R 0.5 VRMS / 10 k jq Figure 2-2 VGA connector

2010-Nov-05
EN 4 2. TPB1.1HU LA Technical Specifications and Connections

1 - Video Red 0.7 VPP / 75 W j Rd - Video - Pr 0.7 VPP / 75 W jq


2 - Video Green 0.7 VPP / 75 W j
3 - Video Blue 0.7 VPP / 75 W j Rd - Audio R 0.5 VRMS / 10 k kq
4 - n.c. Wh - Audio L 0.5 VRMS / 10 k kq
5 - Ground Gnd H
6 - Ground Red Gnd H 9 - RJ11: Data1 - In/Out
7 - Ground Green Gnd H
1 - SPI Clock TTL out k
8 - Ground Blue Gnd H
2 - SPI Data in TTL in j
9 - +5VDC +5 V j 3 - +5V Vcc j
10 - Ground Sync Gnd H
4 - SPI Data out TTL out k
11 - Ground Red Gnd H
5 - GND Gnd H
12 - DDC_SDA DDC data j 6 - IR_data TTL out k
13 - H-sync 0-5V j
14 - V-sync 0-5V j
10 - Cinch: S/PDIF - Out
15 - DDC_SCL DDC clock j
Bk - Coaxial 0.4 - 0.6VPP / 75 ohm kq

3 - Audio - In: Left / Right, VGA


11 - HDMI1: Digital Video, Digital Audio - In
Gn - Audio L/R in 0.5 VRMS / 10 kW jq
See 5 - HDMI: Digital Video, Digital Audio - In

4 - USB2.0
12 - Mini Jack: PENDANT CONTROL OUT (8 W / 2 W -
Output)
1 2 3 4 1 - Control Signal OUT- kq
10000_022_090121.eps 2 - Control Signal OUT+ kq
090121 3 - Control Signal OUT+ kq
Figure 2-3 USB (type A)
13 - Mini Jack: Bathroom speaker (8 W / 1 W - Output)
1 - Control Signal OUT- kq
1 - +5V k
2 - Control Signal OUT+ kq
2 - Data (-) jk
3 - Control Signal OUT+ kq
3 - Data (+) jk
4 - Ground Gnd H
14 - Service Connector (RS232-UART)
5 - HDMI: Digital Video, Digital Audio - In 1 5

6 9
19 1
10000_005_090121.eps
18 2 090121

10000_017_090121.eps
090428 Figure 2-5 Service Connector

Figure 2-4 HDMI (type A) connector 1 - DCD Carrier Detect j


2 - RxD Receive j
1 - D2+ Data channel j 3 - TxD Transmit k
2 - Shield Gnd H 4 - DTR Data Terminal Ready k
3 - D2- Data channel j 5 - Gnd Ground H
4 - D1+ Data channel j 6 - DSR Data Set Ready j
5 - Shield Gnd H 7 - RTS Request To Send k
6 - D1- Data channel j 8 - CTS Clear To Send j
7 - D0+ Data channel j 9 - RI Ring Indicator j
8 - Shield Gnd H
9 - D0- Data channel j 15 - RJ45: Ethernet - In/Out
10 - CLK+ Data channel j
11 - Shield Gnd H 12345678
12 - CLK- Data channel j
13 - n.c.
14 - n.c.
10000_025_090121.eps
15 - DDC_SCL DDC clock j 090121
16 - DDC_SDA DDC data jk
17 - Ground Gnd H Figure 2-6 Ethernet connector
18 - +5V j
19 - HPD Hot Plug Detect j 1 - TD+ Transmit signal k
20 - Ground Gnd H 2 - TD- Transmit signal k
3 - RD+ Receive signal j
2.3.2 Rear Connections 4 - RD- Receive signal j
5 - CT Centre Tap: DC level fixation
6 - Cinch: Audio - Out 6 - CT Centre Tap: DC level fixation
Rd - Audio R 0.5 VRMS / 10 k kq 7 - GND Gnd H
Wh - Audio L 0.5 VRMS / 10 k kq 8 - GND Gnd H

7 - Cinch: Video CVBS - In, Audio - In


See 1 - Cinch: Video CVBS - In, Audio - In

8 - EXT2: Video YPbPr - In, Audio - In


Gn - Video - Y 1 VPP / 75 W jq
Bu - Video - Pb 0.7 VPP / 75 W jq

2010-Nov-05
Technical Specifications and Connections TPB1.1HU LA 2. EN 5

16 - Game Port - In/Out 17 - TV ANTENNA - In


1 - SPI Clock TTL out k Signal input from an antenna, cable or satellite.
2 - SPI Data in TTL in j
3 - +5V Vcc j
4 - SPI Data out TTL out k
5 - GND Gnd H
6 - IR_data TTL out k

2.4 Chassis Overview

Refer to 9. Block Diagrams for PWB/CBA locations.

2010-Nov-05
EN 6 3. TPB1.1HU LA Precautions, Notes, and Abbreviation List

3. Precautions, Notes, and Abbreviation List


Index of this chapter: Where necessary, measure the waveforms and voltages
3.1 Safety Instructions with (D) and without (E) aerial signal. Measure the
3.2 Warnings voltages in the power supply section both in normal
3.3 Notes operation (G) and in stand-by (F). These values are
3.4 Abbreviation List indicated by means of the appropriate symbols.

3.3.2 Schematic Notes


3.1 Safety Instructions
All resistor values are in ohms, and the value multiplier is
Safety regulations require the following during a repair:
often used to indicate the decimal point location (e.g. 2K2
Connect the set to the Mains/AC Power via an isolation
indicates 2.2 k).
transformer (> 800 VA).
Resistor values with no multiplier may be indicated with
Replace safety components, indicated by the symbol h,
either an E or an R (e.g. 220E or 220R indicates 220 ).
only by components identical to the original ones. Any
All capacitor values are given in micro-farads ( = 10-6),
other component substitution (other than original type) may
nano-farads (n = 10-9), or pico-farads (p = 10-12).
increase risk of fire or electrical shock hazard.
Capacitor values may also use the value multiplier as the
decimal point indication (e.g. 2p2 indicates 2.2 pF).
Safety regulations require that after a repair, the set must be
An asterisk (*) indicates component usage varies. Refer
returned in its original condition. Pay in particular attention to
to the diversity tables for the correct values.
the following points:
The correct component values are listed on the Philips
Route the wire trees correctly and fix them with the
Spare Parts Web Portal.
mounted cable clamps.
Check the insulation of the Mains/AC Power lead for
external damage. 3.3.3 Spare Parts
Check the strain relief of the Mains/AC Power cord for
proper function. For the latest spare part overview, consult your Philips Spare
Check the electrical DC resistance between the Mains/AC Part web portal.
Power plug and the secondary side (only for sets that have
a Mains/AC Power isolated power supply): 3.3.4 BGA (Ball Grid Array) ICs
1. Unplug the Mains/AC Power cord and connect a wire
between the two pins of the Mains/AC Power plug. Introduction
2. Set the Mains/AC Power switch to the on position For more information on how to handle BGA devices, visit this
(keep the Mains/AC Power cord unplugged!). URL: http://www.atyourservice-magazine.com. Select
3. Measure the resistance value between the pins of the Magazine, then go to Repair downloads. Here you will find
Mains/AC Power plug and the metal shielding of the Information on how to deal with BGA-ICs.
tuner or the aerial connection on the set. The reading
should be between 4.5 M and 12 M.
BGA Temperature Profiles
4. Switch off the set, and remove the wire between the
For BGA-ICs, you must use the correct temperature-profile.
two pins of the Mains/AC Power plug.
Where applicable and available, this profile is added to the IC
Check the cabinet for defects, to prevent touching of any
Data Sheet information section in this manual.
inner parts by the customer.

3.3.5 Lead-free Soldering


3.2 Warnings
Due to lead-free technology some rules have to be respected
All ICs and many other semiconductors are susceptible to by the workshop during a repair:
electrostatic discharges (ESD w). Careless handling Use only lead-free soldering tin. If lead-free solder paste is
during repair can reduce life drastically. Make sure that, required, please contact the manufacturer of your soldering
during repair, you are connected with the same potential as equipment. In general, use of solder paste within
the mass of the set by a wristband with resistance. Keep workshops should be avoided because paste is not easy to
components and tools also at this same potential. store and to handle.
Be careful during measurements in the high voltage Use only adequate solder tools applicable for lead-free
section. soldering tin. The solder tool must be able:
Never replace modules or other components while the unit To reach a solder-tip temperature of at least 400C.
is switched on. To stabilize the adjusted temperature at the solder-tip.
When you align the set, use plastic rather than metal tools. To exchange solder-tips for different applications.
This will prevent any short circuits and the danger of a Adjust your solder tool so that a temperature of around
circuit becoming unstable. 360C - 380C is reached and stabilized at the solder joint.
Heating time of the solder-joint should not exceed ~ 4 sec.
Avoid temperatures above 400C, otherwise wear-out of
3.3 Notes tips will increase drastically and flux-fluid will be destroyed.
To avoid wear-out of tips, switch off unused equipment or
3.3.1 General reduce heat.
Mix of lead-free soldering tin/parts with leaded soldering
Measure the voltages and waveforms with regard to the tin/parts is possible but PHILIPS recommends strongly to
chassis (= tuner) ground (H), or hot ground (I), depending avoid mixed regimes. If this cannot be avoided, carefully
on the tested area of circuitry. The voltages and waveforms clear the solder-joint from old tin and re-solder with new tin.
shown in the diagrams are indicative. Measure them in the
Service Default Mode with a colour bar signal and stereo 3.3.6 Alternative BOM identification
sound (L: 3 kHz, R: 1 kHz unless stated otherwise) and
picture carrier at 475.25 MHz for PAL, or 61.25 MHz for It should be noted that on the European Service website,
NTSC (channel 3). Alternative BOM is referred to as Design variant.

2010-Nov-05
Precautions, Notes, and Abbreviation List TPB1.1HU LA 3. EN 7

The third digit in the serial number (example: 3.4 Abbreviation List
AG2B0335000001) indicates the number of the alternative
B.O.M. (Bill Of Materials) that has been used for producing the 0/6/12 SCART switch control signal on A/V
specific TV set. In general, it is possible that the same TV
board. 0 = loop through (AUX to TV),
model on the market is produced with e.g. two different types
6 = play 16 : 9 format, 12 = play 4 : 3
of displays, coming from two different suppliers. This will then format
result in sets which have the same CTN (Commercial Type
AARA Automatic Aspect Ratio Adaptation:
Number; e.g. 28PW9515/12) but which have a different B.O.M.
algorithm that adapts aspect ratio to
number. remove horizontal black bars; keeps
By looking at the third digit of the serial number, one can
the original aspect ratio
identify which B.O.M. is used for the TV set he is working with.
ACI Automatic Channel Installation:
If the third digit of the serial number contains the number 1 algorithm that installs TV channels
(example: AG1B033500001), then the TV set has been
directly from a cable network by
manufactured according to B.O.M. number 1. If the third digit is
means of a predefined TXT page
a 2 (example: AG2B0335000001), then the set has been ADC Analogue to Digital Converter
produced according to B.O.M. no. 2. This is important for
AFC Automatic Frequency Control: control
ordering the correct spare parts!
signal used to tune to the correct
For the third digit, the numbers 1...9 and the characters A...Z frequency
can be used, so in total: 9 plus 26= 35 different B.O.M.s can be
AGC Automatic Gain Control: algorithm that
indicated by the third digit of the serial number.
controls the video input of the feature
box
Identification: The bottom line of a type plate gives a 14-digit AM Amplitude Modulation
serial number. Digits 1 and 2 refer to the production centre (e.g. AP Asia Pacific
AG is Bruges), digit 3 refers to the B.O.M. code, digit 4 refers AR Aspect Ratio: 4 by 3 or 16 by 9
to the Service version change code, digits 5 and 6 refer to the ASF Auto Screen Fit: algorithm that adapts
production year, and digits 7 and 8 refer to production week (in aspect ratio to remove horizontal black
example below it is 2006 week 17). The 6 last digits contain the bars without discarding video
serial number. information
ATSC Advanced Television Systems
MODEL : 32PF9968/10 MADE IN BELGIUM Committee, the digital TV standard in
220-240V ~ 50/60Hz the USA
128W
ATV See Auto TV
PROD.NO: AG 1A0617 000001 VHF+S+H+UHF
Auto TV A hardware and software control
S BJ3.0E LA system that measures picture content,
and adapts image parameters in a
10000_024_090121.eps dynamic way
100105
AV External Audio Video
AVC Audio Video Controller
Figure 3-1 Serial number (example)
AVIP Audio Video Input Processor
B/G Monochrome TV system. Sound
3.3.7 Board Level Repair (BLR) or Component Level Repair carrier distance is 5.5 MHz
(CLR) BDS Business Display Solutions (iTV)
BLR Board-Level Repair
If a board is defective, consult your repair procedure to decide BTSC Broadcast Television Standard
if the board has to be exchanged or if it should be repaired on Committee. Multiplex FM stereo sound
component level. system, originating from the USA and
If your repair procedure says the board should be exchanged used e.g. in LATAM and AP-NTSC
completely, do not solder on the defective board. Otherwise, it countries
cannot be returned to the O.E.M. supplier for back charging! B-TXT Blue TeleteXT
C Centre channel (audio)
3.3.8 Practical Service Precautions CEC Consumer Electronics Control bus:
remote control bus on HDMI
It makes sense to avoid exposure to electrical shock. connections
While some sources are expected to have a possible CL Constant Level: audio output to
dangerous impact, others of quite high potential are of connect with an external amplifier
limited current and are sometimes held in less regard. CLR Component Level Repair
Always respect voltages. While some may not be ComPair Computer aided rePair
dangerous in themselves, they can cause unexpected CP Connected Planet / Copy Protection
reactions that are best avoided. Before reaching into a CSM Customer Service Mode
powered TV set, it is best to test the high voltage insulation. CTI Color Transient Improvement:
It is easy to do, and is a good service precaution. manipulates steepness of chroma
transients
CVBS Composite Video Blanking and
Synchronization
DAC Digital to Analogue Converter
DBE Dynamic Bass Enhancement: extra
low frequency amplification
DCM Data Communication Module. Also
referred to as System Card or
Smartcard (for iTV).
DDC See E-DDC
D/K Monochrome TV system. Sound
carrier distance is 6.5 MHz
DFI Dynamic Frame Insertion

2010-Nov-05
EN 8 3. TPB1.1HU LA Precautions, Notes, and Abbreviation List

DFU Directions For Use: owner's manual SDI), is a digitized video format used
DMR Digital Media Reader: card reader for broadcast grade video.
DMSD Digital Multi Standard Decoding Uncompressed digital component or
DNM Digital Natural Motion digital composite signals can be used.
DNR Digital Noise Reduction: noise The SDI signal is self-synchronizing,
reduction feature of the set uses 8 bit or 10 bit data words, and has
DRAM Dynamic RAM a maximum data rate of 270 Mbit/s,
DRM Digital Rights Management with a minimum bandwidth of 135
DSP Digital Signal Processing MHz.
DST Dealer Service Tool: special remote ITV Institutional TeleVision; TV sets for
control designed for service hotels, hospitals etc.
technicians LS Last Status; The settings last chosen
DTCP Digital Transmission Content by the customer and read and stored
Protection; A protocol for protecting in RAM or in the NVM. They are called
digital audio/video content that is at start-up of the set to configure it
traversing a high speed serial bus, according to the customer's
such as IEEE-1394 preferences
DVB-C Digital Video Broadcast - Cable LATAM Latin America
DVB-T Digital Video Broadcast - Terrestrial LCD Liquid Crystal Display
DVD Digital Versatile Disc LED Light Emitting Diode
DVI(-d) Digital Visual Interface (d= digital only) L/L' Monochrome TV system. Sound
E-DDC Enhanced Display Data Channel carrier distance is 6.5 MHz. L' is Band
(VESA standard for communication I, L is all bands except for Band I
channel and display). Using E-DDC, LPL LG.Philips LCD (supplier)
the video source can read the EDID LS Loudspeaker
information form the display. LVDS Low Voltage Differential Signalling
EDID Extended Display Identification Data Mbps Mega bits per second
(VESA standard) M/N Monochrome TV system. Sound
EEPROM Electrically Erasable and carrier distance is 4.5 MHz
Programmable Read Only Memory MHEG Part of a set of international standards
EMI Electro Magnetic Interference related to the presentation of
EPG Electronic Program Guide multimedia information, standardised
EPLD Erasable Programmable Logic Device by the Multimedia and Hypermedia
EU Europe Experts Group. It is commonly used as
EXT EXTernal (source), entering the set by a language to describe interactive
SCART or by cinches (jacks) television services
FDS Full Dual Screen (same as FDW) MIPS Microprocessor without Interlocked
FDW Full Dual Window (same as FDS) Pipeline-Stages; A RISC-based
FLASH FLASH memory microprocessor
FM Field Memory or Frequency MOP Matrix Output Processor
Modulation MOSFET Metal Oxide Silicon Field Effect
FPGA Field-Programmable Gate Array Transistor, switching device
FTV Flat TeleVision MPEG Motion Pictures Experts Group
Gb/s Giga bits per second MPIF Multi Platform InterFace
G-TXT Green TeleteXT MUTE MUTE Line
H H_sync to the module MTV Mainstream TV: TV-mode with
HD High Definition Consumer TV features enabled (iTV)
HDD Hard Disk Drive NC Not Connected
HDCP High-bandwidth Digital Content NICAM Near Instantaneous Compounded
Protection: A key encoded into the Audio Multiplexing. This is a digital
HDMI/DVI signal that prevents video sound system, mainly used in Europe.
data piracy. If a source is HDCP coded NTC Negative Temperature Coefficient,
and connected via HDMI/DVI without non-linear resistor
the proper HDCP decoding, the NTSC National Television Standard
picture is put into a snow vision mode Committee. Color system mainly used
or changed to a low resolution. For in North America and Japan. Color
normal content distribution the source carrier NTSC M/N= 3.579545 MHz,
and the display device must be NTSC 4.43= 4.433619 MHz (this is a
enabled for HDCP software key VCR norm, it is not transmitted off-air)
decoding. NVM Non-Volatile Memory: IC containing
HDMI High Definition Multimedia Interface TV related data such as alignments
HP HeadPhone O/C Open Circuit
I Monochrome TV system. Sound OSD On Screen Display
carrier distance is 6.0 MHz OAD Over the Air Download. Method of
I2 C Inter IC bus software upgrade via RF transmission.
I2 D Inter IC Data bus Upgrade software is broadcasted in
I2 S Inter IC Sound bus TS with TV channels.
IF Intermediate Frequency OTC On screen display Teletext and
IR Infra Red Control; also called Artistic (SAA5800)
IRQ Interrupt Request P50 Project 50: communication protocol
ITU-656 The ITU Radio communication Sector between TV and peripherals
(ITU-R) is a standards body PAL Phase Alternating Line. Color system
subcommittee of the International mainly used in West Europe (color
Telecommunication Union relating to carrier= 4.433619 MHz) and South
radio communication. ITU-656 (a.k.a. America (color carrier PAL M=

2010-Nov-05
Precautions, Notes, and Abbreviation List TPB1.1HU LA 3. EN 9

3.575612 MHz and PAL N= 3.582056 SVHS Super Video Home System
MHz) SW Software
PCB Printed Circuit Board (same as PWB) SWAN Spatial temporal Weighted Averaging
PCM Pulse Code Modulation Noise reduction
PDP Plasma Display Panel SXGA 1280 1024
PFC Power Factor Corrector (or Pre- TFT Thin Film Transistor
conditioner) THD Total Harmonic Distortion
PIP Picture In Picture TMDS Transmission Minimized Differential
PLL Phase Locked Loop. Used for e.g. Signalling
FST tuning systems. The customer TS Transport Stream
can give directly the desired frequency TXT TeleteXT
POD Point Of Deployment: a removable TXT-DW Dual Window with TeleteXT
CAM module, implementing the CA UI User Interface
system for a host (e.g. a TV-set) uP Microprocessor
POR Power On Reset, signal to reset the uP UXGA 1600 1200 (4:3)
PSDL Power Supply for Direct view LED V V-sync to the module
backlight with 2D-dimming VESA Video Electronics Standards
PSL Power Supply with integrated LED Association
drivers VGA 640 480 (4:3)
PSLS Power Supply with integrated LED VL Variable Level out: processed audio
drivers with added Scanning output toward external amplifier
functionality VSB Vestigial Side Band; modulation
PTC Positive Temperature Coefficient, method
non-linear resistor WYSIWYR What You See Is What You Record:
PWB Printed Wiring Board (same as PCB) record selection that follows main
PWM Pulse Width Modulation picture and sound
QRC Quasi Resonant Converter WXGA 1280 768 (15:9)
QTNR Quality Temporal Noise Reduction XTAL Quartz crystal
QVCP Quality Video Composition Processor XGA 1024 768 (4:3)
RAM Random Access Memory Y Luminance signal
RGB Red, Green, and Blue. The primary Y/C Luminance (Y) and Chrominance (C)
color signals for TV. By mixing levels signal
of R, G, and B, all colors (Y/C) are YPbPr Component video. Luminance and
reproduced. scaled color difference signals (B-Y
RC Remote Control and R-Y)
RC5 / RC6 Signal protocol from the remote YUV Component video
control receiver
RESET RESET signal
ROM Read Only Memory
RSDS Reduced Swing Differential Signalling
data interface
R-TXT Red TeleteXT
SAM Service Alignment Mode
S/C Short Circuit
SCART Syndicat des Constructeurs
d'Appareils Radiorcepteurs et
Tlviseurs
SCL Serial Clock I2C
SCL-F CLock Signal on Fast I2C bus
SD Standard Definition
SDA Serial Data I2C
SDA-F DAta Signal on Fast I2C bus
SDI Serial Digital Interface, see ITU-656
SDRAM Synchronous DRAM
SECAM SEequence Couleur Avec Mmoire.
Color system mainly used in France
and East Europe. Color carriers=
4.406250 MHz and 4.250000 MHz
SIF Sound Intermediate Frequency
SMPS Switched Mode Power Supply
SoC System on Chip
SOG Sync On Green
SOPS Self Oscillating Power Supply
SPI Serial Peripheral Interface bus; a 4-
wire synchronous serial data link
standard
S/PDIF Sony Philips Digital InterFace
SRAM Static RAM
SRP Service Reference Protocol
SSB Small Signal Board
SSC Spread Spectrum Clocking, used to
reduce the effects of EMI
STB Set Top Box
STBY STand-BY
SVGA 800 600 (4:3)

2010-Nov-05
EN 10 4. TPB1.1HU LA Mechanical Instructions

4. Mechanical Instructions
Index of this chapter: Notes:
4.1 Cable Dressing Figures below can deviate slightly from the actual situation,
4.2 Service Positions due to the different set executions.
4.3 Assembly/Panel Removal
4.4 Set Re-assembly.

4.1 Cable Dressing

18880_100_101014.eps
101014

Figure 4-1 Cable dressing (32")

2010-Nov-05
Mechanical Instructions TPB1.1HU LA 4. EN 11

18880_101_101014.eps
101014

Figure 4-2 Cable dressing (37")

18880_102_101014.eps
101014

Figure 4-3 Cable dressing (42")

2010-Nov-05
EN 12 4. TPB1.1HU LA Mechanical Instructions

4.2 Service Positions 4.3.1 Rear Cover

For easy servicing of a TV set, the set should be put face down Refer to Figure 4-4.
on a soft flat surface, foam buffers or other specific workshop Warning: Disconnect the mains power cord before removing
tools. Ensure that a stable situation is created to perform the rear cover.
measurements and alignments. When using foam bars take 1. Remove the fixation screws [1], [2], [3], [4], [5] that secure
care that these always support the cabinet and never only the the rear cover. Refer to Figure 4-4 for details.
display. Caution: Failure to follow these guidelines can 2. Lift the rear cover from the TV. Make sure that wires and
seriously damage the display! flat foils are not damaged while lifting the rear cover from
Ensure that ESD safe measures are taken. the set.

4.3 Assembly/Panel Removal

Instructions below apply to the 42HFL5682L/xx, but will be


similar for other models.

4 4 4
4

M5 11
1
5 5 M3 6
4 4 2
3
M3 8
3 3

4 30
4 4 4
1 1 2 2 2
5 M4 8

1 1 5
4 4
4 4

18880_103_101014.eps
101021

Figure 4-4 Rear cover removal

4.3.2 Smart module board with removed rear cover

Refer to Figure 4-5 and Figure 4-6.


Caution: it is mandatory to remount all different screws at their
original position during re-assembly. Failure to do so may result
in damaging the smart module board.
1. Remove fixation screws [1] that secure the smart module
board connector with the back-end board.
2. Remove fixation screws [2] that secure the smart module
board.
Caution: When fixation screws [2] are removed first, the
smart module board connector can be damaged.
3. Pull out the smart module board horizontally until it is fully
disconnected from the back-end board.
Caution: Do not lift up the smart module board before it is
completely disconnected from the back-end board. Both
boards could be damaged. Do not damage the EMC foam
at the bottom side of the smart module board metal shield.
When defective, replace the whole unit.

2010-Nov-05
Mechanical Instructions TPB1.1HU LA 4. EN 13

3 2 2 2 2 2

1 1

Pull out

1
1

3 3 3
2 2
2
2

18880_104_101014.eps
101014

Figure 4-5 Smart module board removal [1/2] 18880_105_101014.eps


101021

Figure 4-7 Smart module board removal [1/3]

3 2 2 2

1
Pull out

2 2

18890_105_100916.eps
101014

Figure 4-6 Smart module board removal [2/2]


18880_106_101014.eps
101021
4.3.3 Smart module board without removed rear cover
Figure 4-8 Smart module board removal [2/3]
Refer to Figure 4-7, Figure 4-8 and Figure 4-9.
Caution: If only the smart module board needs to be removed
from the set, follow the below method to remove it. It is
mandatory to remount all different screws at their original
position during re-assembly. Failure to do so may result in
damaging the smart module board.
1. Remove the fixation screws [1], [2], [3] that secure the
smart module board cover, then remove it from the rear
cover. Refer to Figure 4-7 for details.
2. Remove fixation screws [1] that secure the smart module
board connector with the back-end board. Remove fixation
screws [2] that secure the smart module board.
Caution: When fixation screws [2] are removed first, the
smart module board connector can be damaged. Refer to
Figure 4-8 for details.
3. Pull out the smart module board horizontally until it is fully
disconnected from the back-end board.
Caution: Do not lift up the smart module board before it is
completely disconnected from the back-end board. Both
boards could be damaged. Do not damage the EMC foam
at the bottom side of the smart module board metal shield.
When defective, replace the whole unit.

2010-Nov-05
EN 14 4. TPB1.1HU LA Mechanical Instructions

Lift

18880_108_101014.eps
101021

Figure 4-11 Smart link board removal [2/2]

4.3.5 Back-end board

Refer to Figure 4-12.


Caution: it is mandatory to remount all different screws at their
original position during re-assembly. Failure to do so may result
in damaging the back-end board.
1. Remove the fixation screws [1] that secure the back-end
18890_105_100916.eps board.
101014
2. Release the clips [2] from the cables.
Caution: Be careful, as these are very fragile cables!
Figure 4-9 Smart module board removal [3/3] 3. Release the other cables from their clamps.
4. Unplug all [3] connectors.
4.3.4 Smart link board 5. Remove all other fixation screws [4] from the back-end
board.
Refer to Figure 4-10 and Figure 4-11. 6. Take the back-end board out.
Caution: it is mandatory to remount all different screws at their When defective, replace the whole unit.
original position during re-assembly. Failure to do so may result
in damaging the smart link board. 2
1. Unplug the connector [1] from the smart link board. 1
2. Remove the fixation screw [2] that secure the smart link
1
board.
3. Lift the smart board vertically from the smart module board. 2
Caution: be careful, as these are very fragile connectors at
the bottom side of the smart link board! 3
When defective, replace the whole unit.

2 2 4 4

4 4

18890_108_100916.eps
1 101102

2
Figure 4-12 Back-end board removal
2
4.3.6 Power Supply Unit (PSU)

Caution: it is mandatory to remount all different screws at their


original position during re-assembly. Failure to do so may result
in damaging the PSU.
1. Release the Power board cables from their clamps.
2. Unplug power connectors from the back-end board and
LCD panel, as it is not unplug-able at the PSU itself
(soldered connector).
3. Remove all fixation screws from the PSU.
4. The PSU can now be taken out of the set.
18880_107_101014.eps When defective, replace the whole unit.
101014

Figure 4-10 Smart link board removal [1/2] 4.3.7 Speakers

1. Release the speaker cables from their clamps.


2. Release the tape from the speaker cables.
3. Unplug the speaker connector from the back-end board.
4. Take the speakers out.
When defective, replace the both units.

2010-Nov-05
Mechanical Instructions TPB1.1HU LA 4. EN 15

4.3.8 IR/LED Board 4.4 Set Re-assembly

1. Unplug both the connectors from the IR/LED board. To re-assemble the whole set, execute all processes in reverse
2. Gently release the clips that hold the board and take it out order.
from the bezel.
When defective, replace the whole unit.
Notes:
While re-assembling, make sure that all cables are placed
4.3.9 Keyboard Control unit and connected in their original position.
Pay special attention not to damage the EMC foams on the
Refer to Figure 4-13 and Figure 4-14 to for details. SSB shields. Ensure that EMC foams are mounted
1. Unplug the connector [1] on the IR/LED board that leads to correctly.
the keyboard control board.
2. Release the tape from the cable.
3. Put your thumbs against the front bezel, see the arrows in
Figure 4-13, while pulling the keyboard control unit in the
direction of the blue arrow, see Figure 4-14.
When defective, replace the whole unit.

18890_109_100916.eps
101014

Figure 4-13 Keyboard Control Panel [1/2]

18890_110_100916.eps
101102

Figure 4-14 Keyboard Control Panel [2/2]

4.3.10 LCD Panel

1. Remove the smart module board as described earlier.


2. Remove the back-end board as described earlier.
3. Remove the PSU as described earlier.
4. Remove the speakers as described earlier.
5. Release the keyboard control unit cable from its clamps
and unplug the keyboard control unit cable from the IR/LED
board.
6. Remove the fixation screws that secure the LCD panel with
the bezel.
7. Lift the LCD Panel from the bezel.
8. Remove the fixation screws that secure the panel with the
metal subframe.
When defective, replace the whole unit.

2010-Nov-05
EN 16 5. TPB1.1HU LA Service Modes, Error Codes, and Fault Finding

5. Service Modes, Error Codes, and Fault Finding


Index of this chapter:
5.1 Service Modes
5.2 Software Upgrading
5.3 Error Codes
5.4 Fault Finding and Repair Tips

5.1 Service Modes


18890_203_100920.eps
The Customer Service Mode (CSM) is used for communication 101018
between the call centre and the customer, while the Service
Alignment Mode (SAM) offers several features for the service
Figure 5-4 CSM Menu 4
technician.

How to Navigate
5.1.1 Customer Service Mode (CSM)
By means of the CURSOR-DOWN/UP knob (or the scroll
wheel) on the RC-transmitter, can be navigated through the
Purpose menus.
The Customer Service Mode shows error codes and
information on the TV's operation settings.The call centre can
General
instruct the customer (by telephone) to enter CSM in order to
1.1 Model Number Commercial type number.
identify the status of the set.This helps the call centre to
1.2 Serial Number production code.
diagnose problems and failures in the TV set before making a
1.3 LN Terminal Number LodgeNet terminal number.
service call.
1.4 Hotel Name Hotel property name, referenced to setup
The CSM is a read-only mode; therefore, modifications are not
menu.
possible in this mode.
1.5 Room Number Hotel room number where this TV is
installed, referenced to setup menu.
How to Activate CSM 2.1 Current Main Software Detects and displays the
Key in the code 123654 via the standard RC transmitter. current mian software version.
2.2 Standby Software Detects and shows the current
Note: Activation of the CSM is only possible if there is no (user) stand-by software version.
menu on the screen! 2.3 Backend Software Detects and shows the current
back-end software version.
2.4 Clone Data Latest software cloned date.
3.1 Communication List of active communication modes.
3.2 Current Channel/Ext Tuned <Tuned, Not tuned>,
current channel status.
3.3 SmartUpdate Channel Channel used for
SmartUpdate feature, TV xxx.
3.4 SmartSecure Channel Channel used for SmartSecure
feature, TV xxx.
4.1 Signal Quality <Poor, Average, Good>, received RF
18880_200_101015.eps
101021
signal quality.
4.2 HDMI HDCP key <Present, Not present>, Detects and
Figure 5-1 CSM Menu 1 displays the HDCP keys status.
4.3 IP Address Internet Protocol (IP) address of this TV.
4.4 Error Codes Error code Layer 2. Store in NVM:
000000 = OK, CSM ERR 1 = Panel faulty, CSM ERR 2 =
Tuner, CSM ERR 3 = Pro:Idiom, CSM ERR 4 = HDMI.
4.5 RCMM Displays Remote Control Multi Media received
hexadecimal codes, while using a RCMM compatible
remote control.

How to Exit CSM


Press MENU on the RC-transmitter.
18890_201_100920.eps
101018
5.1.2 Service Alignment Mode (SAM)
Figure 5-2 CSM Menu 2
How to enter
To enter the factory mode, use the following method:
Press the following key sequence on the remote control
transmitter: 062596 directly followed by the INFO
button.
After entering the factory mode, the following screen is visible
on the panel.

18890_202_100920.eps
101018

Figure 5-3 CSM Menu 3

2010-Nov-05
Service Modes, Error Codes, and Fault Finding TPB1.1HU LA 5. EN 17

18880_201_101015.eps
101021

Figure 5-5 Example of SAM - 1 -

With the Left/Right cursor keys to select Quality-> Whitepoint


alignment, the set will enter the other factory mode display.

How to Navigate
With the up/down cursor keys can be used to navigate through
the menu, while with the Left/Right cursor the values can be
changed.

How to EXIT
Choose EXIT, and press the right cursor button, then press
the back button.
18880_202_101015.eps
101102

Figure 5-6 Example of SAM - 2 -

Table 5-1 Contents of SAM

Default Value
Action Items Range 32" 37" 42" Description
Brand PHILIPS PHILIPS PHILIPS Brand customer
Date 20100825 20100729 20100825 Released software date
Model name 32HFL5662L/F7 37HFL5682L/F7 42HFL5682L/F7 Project model name. with the Left/Right cursor the project model name
can be changed
Speaker ID 1 1 1 Speaker ID selected
Serial number BZ1A1031003012 BZ1A1031003011 BZ1A1031003010 Project serial number. With the up/down cursor keys can be used to
navigate through the menu, while with the Left/Right cursor the values
can be changed at the 1, 2 and 4 characters, use the numeric keys at
the remote control for the other numeric values directly.
ScalerType RTD2472FD RTD2482FD RTD2482FD Scaler IC type
SoftwareVer LGD32_RTD2472FDV1.01 LGD37_RTD2482FDV1.00 LGD42_RTD2482FDV1.01 Software version
EEPromVer BEData.1.00.20100825 BEData.1.00.20100729 BEData.1.00.20100825 EEPROM software version
Panel Type 932228014682 932227710682 932227711682 Panel indentification by means of 12NC
Panel Resolution 1366 768 1920 1080 1920 1080 Panel resolution in pixels
Panel Size 32 37 42 Panel diagonal size in Inch
Panel AspectRatio 16 : 9 16 : 9 16 : 9 Panel aspect ratio
Brightness 50 50 50 Brightness adjustment
Contrast 50 50 50 Contrast adjustment
Sharpness 25 25 25 Sharpness adjustment
Color 50 50 50 Colour adjustment
Hue 50 50 50 Hue adjustment
ColorTemp COOL COOL COOL Colour temperature setting (NORMAL, COOL, WARM)
ScalerGain 0 - 255 R 123 G 126 B128 R 122 G 124 B128 R 121 G 121 B128 Back-end scaler RGB gain NVM hasYPbPr NORMAL, WARM, COOL,
CUSTOMER four settings. Other sources use offset with hardcoding
ScalerOffset 0 - 255 R 128 G 128 B 128 R 128 G 128 B 128 R 128 G 128 B 128 Back-end scaler RGB offset NVM hasYPbPr NORMAL, WARM, COOL,
CUSTOMER four settings. Other source use offset with hardcoding
BurnIn Off Off Off Reset the set to standard manufacturer's settings
EEProm Init OK OK OK Reset the EEPROM to initial mode
BurnIn Time 00000 hours 00000 hours 00000 hours Total burn-in time
Total Time 00000 hours 00000 hours 00000 hours Total running time
Reset OK OK OK Reset the set to initial mode
HDMIRes 1366 768 1920 1080 1920 1080 Select the resolution
HDMIFreq AUTO AUTO AUTO Select the HDMI frequency
Volume 43 43 43 Select the volume value
Exit Press Exit from factory mode
right
cursor

2010-Nov-05
EN 18 5. TPB1.1HU LA Service Modes, Error Codes, and Fault Finding

5.2 Software Upgrading 10. Use the up/down cursor keys to select the software that
needs to be upgraded, for example,
5.2.1 Introduction TVSoftwareUpgrade_BEvx.xx.upg for back-end board
software.
11. Press OK to start, then a window will display.
Philips continuously tries to improve its products, and its
See Figure 5-10.
recommend that the TV software is updated when updates are 12. Please select yes and press OK to continue the upgrading
available. Software update files can be obtained from the
process. See Figure 5-11.
dealer or can be downloaded from the following websites:
13. Upgrading now continues and the status of the updating
http://www.philips.com/support progress will be displayed.
14. When the TV software is updated, the TV will restart itself.
Preparing a portable memory for software upgrade
The following requirements have to be met:
1. A personal computer connected to the Internet.
2. An archive utility that supports the ZIP-format (e.g. WinZip
for Windows or Stufflt for Mac OS).
3. A USB flash drive (preferably empty).

Note:
1. Only FAT/DOS-formatted flash drives are supported.
2. Only use software update files that can be found on the
http://www.philips.com/support web site.

5.2.2 Check the current TV software version


18890_206_100920.eps
Before starting the software upgrade procedure, it is advised to 101018
check that what the current TV software:
1. Press the 1 2 3 6 5 4 button on the remote control to enter Figure 5-7 Update the TV software [1/5]
the CSM mode.
2. Use the left/right cursor keys to select Software Versions.
If the current software version of the TV is the same as the
latest update file found on http://www.philips.com/support, it is
not necessary to update the TV software.

5.2.3 Download the latest software

1. Point the web browser to http://www.philips.com/support.


2. Find information and software related to the TV.
3. Select the latest software update file and download it to the
PC.
4. Insert a USB flash drive into one of the USB ports of the
PC.
5. Decompress the downloaded ZIP file and copy the
software of back-end board, Smart module board and
Stand by to the root directory of the USB flash drive. E.g. 18890_207_100920.eps
TVSoftwareUpgrade_BEvx.xx.upg for back-end board 101018

software, TVSoftwareUpgrade_SMvx.xx.x.upg for smart


module board software, Figure 5-8 Update the TV software [2/5]
TVSoftwareUpgrade_MCUvx.x.upg for smart module
board standy-by software.

5.2.4 Update the TV software

1. Insert mains power and wait for system to boot completely.


2. Insert the USB flash drive that contains the software
update files.
3. The TV will detect the USB flash drive automatically. Press
the back button on the remote control to exit it.
See Figure 5-7.
4. Press 3 1 9 7 5 3 Mute on the guest remote control or
Menu on setup remote control (Green/Yellow RC) , and
enter the Setup Menu. See Figure 5-8.
5. Please select [TV Upgrade] > [Source] > [USB], and press 18890_208_100920.eps
OK. See Figure 5-8. 101018
6. Please select [Direction] > [USB To TV], and press OK.
See Figure 5-8. Figure 5-9 Update the TV software [3/5]
7. Please select [Upgrade Type] > [Software Upgrade
Package], and press OK. See Figure 5-8.
8. Please select [SW Version Check] > [Yes], and press OK.
See Figure 5-8.
9. After finished the above setting, please select [Start], and
press right cursor on the remote control, a window will
display. See Figure 5-9.

2010-Nov-05
Service Modes, Error Codes, and Fault Finding TPB1.1HU LA 5. EN 19

5.4 Fault Finding and Repair Tips

5.4.1 Speakers

Make sure that the volume is set to minimum during


disconnecting the speakers in the ON-state of the TV. The
audio amplifier can be damaged by disconnecting the speakers
during ON-state of the set!

18890_209_100920.eps
101018

Figure 5-10 Update the TV software [4/5]

18890_210_100920.eps
101018

Figure 5-11 Update the TV software [5/5]

Note:
Do not remove the USB flash drive during the software
update.
If a power failure occurs during the update, do not remove
the USB flash drive from the TV. The TV will continue the
software update as soon as the power comes up again.
If an error occurs during the update retry the procedure or
contact the dealer.
We do not recommend downgrading to an older version.
Once the upgrade is finished, use the PC to remove the TV
software from the USB portable memory.

5.3 Error Codes

The error code buffer contains all errors detected since the last
time the buffer was erased. The buffer is written from left to
right. When an error occurs that is not yet in the error code
buffer, it is displayed at the left side and all other errors shift one
position to the right.

Basically there are three kinds of error codes:


Error Code Event
000 No problem
011 I2C bus error
012 Tuner error
013 LCD panel

2010-Nov-05
EN 20 6. TPB1.1HU LA Alignments

6. Alignments
Index of this chapter: 5. White point red, White point green, White point blue
6.1 General Alignment Conditions register must be set to maximum value of 128.
6.2 Hardware Alignments 6. Press 0 6 2 5 9 6 INFO to enter the back-end factory
6.3 PC mode display adjustment mode.
6.4 Option Settings 7. At SAM mode menu, adjust the SCALER_GAIN_R,
SCALER_GAIN_G, SCALER_GAIN_B values to meet
Note: The Service Alignment Mode (SAM) are described in COOL colour coordinates specification below. Then store
chapter 5. Service Modes, Error Codes, and Fault Finding. those values to NVM.
Menu navigation is done with the CURSOR UP, DOWN, LEFT
or RIGHT keys of the remote control transmitter. 6.3.3 Alignment Request in the center of the screen

Pre-check panel uniformity is OK and Pre-check White


6.1 General Alignment Conditions
Original Surface Luminance, Scaler R/G/B gain = 128.
32" panel : > 450 cd/m2.
Perform all electrical adjustments under the following 37" panel : > 400 cd/m2.
conditions: 42" panel : > 400 cd/m2.
Power supply voltage: 90 - 264 VAC, 50/ 60 3 Hz. Adjusting Scaler Gain in factory mode. These R/G/B gain
Connect the set to the mains via an isolation transformer value < 128 to avoid saturation at 11-step grey pattern.
with low internal resistance.
Allow the set to warm up for approximately 12 minutes.
This group setting of colour temp. will be applied automatically
Measure voltages and waveforms in relation to correct
in TV / VGA / HDMI / AV source.
ground.
Caution: It is not allowed to use heatsinks as ground.
Test probe: Ri > 10 M, Ci < 20 pF. Table 6-1 The 1931 CIE chromaticity (x, y) by CS-200
Use an isolated trimmer/screwdriver to perform
alignments. Picture Mode x y
Normal (9000K) 0.287 0.002 0.296 0.002
6.2 Hardware Alignments Cool (11000K) 0.276 0.002 0.282 0.002
Warm (6500K) 0.313 0.002 0.329 0.002
Not applicable.
If no colour analyser is available, the default values can be
used. This is the next best solution. The default values are
6.3 PC mode display adjustment
averaged measured production values.
Select a COLOR TEMPERATURE (e.g. COOL, NORMAL,
6.3.1 General set-up or WARM).
Set the RED, GREEN and BLUE default values according
Alignment set-up diagram: to the values in Table 6-2
The alignment has to be done in a subdued lighted room. The When finished press OK on the remote control, then press
ambient Light may be maximum 5 NIT. STORE (in the SAM root menu) to store the aligned values
to the NVM.
Equipment requirement: Restore the initial picture settings after the alignments.
Minolta Colour Analyser CA-210 / CS-200 and Quantum Data
802BT Video Test Generator. Table 6-2 White tone default settings

Input signal types: Screen Colour temperature


Apply full white pattern to the HDMI input, apply 1080p 60 Hz.
Picture mode size Red Green Blue
Normal (9000K) 32" 127 128 126
Input injection point:
37" 128 122 120
HDMI input.
42" 128 127 126
6.3.2 Alignment method Cool (11000K) 32" 123 126 128
37" 122 124 128
Alignment set-up: 42" 121 121 128
1. Minimum of 12 minutes soaking time before carrying out Warm (6500K) 32" 128 128 105
point alignment.
37" 128 120 101
2. Input pattern for White Point alignment.
42" 128 120 105
3. press 0 0 0 1 8 3 MUTE to enter SmartModule ByPass
Mode.
4. The alignment is done for Cool, Normal and Warm.
5. Use a contactless analyzer for LCD display.
6.4 Option Settings

Method of Alignment: 6.4.1 Reset Options


1. Place the colour sensor of the meter at the centre of the
screen with standard orientation (at 0 degree orientation). In SAM, after reset Reset option code, restart the set
2. Set the meter in (T, Duv) or (x, y). immediately.
3. Set the picture format to Unscaled, set the light sensor to
off, set the brightness to 50, set the colour to 50 and set the
contrast to 100.
4. Set colour temperature to COOL.

2010-Nov-05
Alignments TPB1.1HU LA 6. EN 21

6.4.2 Display option code overview

Blind SAM-mode is used to set a display option in the set, while


not having a picture:
1. To access the Blind SAM mode, the user must unplug any
board connected to the back-end board.
2. Cool start the set.
3. Press "062598 + MENU + Panel ID" on the RC command
to set up panel ID.

Table 6-3 Display option code overview

CTN_ALT BOM# Panel Type Panel ID


32HFL5662L/F7 LG LC320WXN-SCA1 105
37HFL5682L/F7 LG LC370WUN-SCC1 103
42HFL5682L/F7 LG LC420WUN-SCB1 104

2010-Nov-05
EN 22 7. TPB1.1HU LA Circuit Descriptions

7. Circuit Descriptions
Index of this chapter: 7.1 Introduction
7.1 Introduction
7.2 Power Architecture
The TPB1.1HULA chassis is using the RTD2482FD and
BCM3549L as processor.
Notes:
Only new circuits (circuits that are not published recently) 7.1.1 TPB1.1HU Smart Module Board Architecture Overview
are described.
Figures can deviate slightly from the actual situation, due
For details about the chassis block diagrams refer to chapter 9.
to different set executions.
For a good understanding of the following circuit Block Diagrams. An overview of the TPB1.1HU LA architecture
can be found as blow pictures.
descriptions, please use the wiring, block (see chapter
9. Block Diagrams) and circuit diagrams (see chapter
10. Circuit Diagrams and PWB Layouts).Where necessary,
a separate drawing for clarification can be found.

18890_215_101020.eps
101101

Figure 7-1 Smart module board architecture of TPB1.1HU LA

2010-Nov-05
Circuit Descriptions TPB1.1HU LA 7. EN 23

18890_216_101020.eps
101020

Figure 7-2 Standby mC architecture of smart module board

18890_217_101020.eps
101020

Figure 7-3 SPI Architecture of smart module board

2010-Nov-05
EN 24 7. TPB1.1HU LA Circuit Descriptions

18890_218_101020.eps
101020

Figure 7-4 I2C Architecture of smart module board

7.1.2 TPB1.1HU back-end board architecture overview

For details about the chassis block diagrams refer to chapter 9.


Block Diagrams. An overview of the TPB1.1HU LA
architecture can be found in Figure 7-5 .

Audio R/L Audio Amp


Speaker
HDMI BD5444EFV Connector-4 pin

Scaler LVDS Panel


FX18 IBC(RS232) Connector-40 pin

RS232 Zigbee Module


Control signal
Connector-5 pin

RTD2472FD-GR I2C Clock Module


RTD2482FD-GR Connector-6 pin

Flash Key Voltage to ADC IR /Key Board


Connector-9 pin
EEPROM

18890_211_100927.eps
101018

Figure 7-5 Back-end board architecture of TPB1.1HU LA

7.1.3 TPB1.1HU smart link board architecture overview 2. High and/or Low Test Fails: Check RF path, 1T43, 1T44,
5TB3 and surrounding components.
For details about the chassis block diagrams refer to 3. Game/Data Test Fails: Check MCU 7T71, level shifter
chapter 9. Block Diagrams. An overview of the TPB1.1HU LA 7T01 and 7T02.
architecture can be found in Figure 7-6. 4. TV Interface Test Fails: Check MCU 7T71.
5. TV Test Fails: Check RF path, 1T43, 1T44, 5TB3 and
surrounding components.
Troubleshooting
The following tests could help to analyze the failures: 6. Code Version and Address Test Fails: It means the RF
communication loop does not work properly. Check 7T91,
1. RSSI (Received Signal Strength Indication) Test Fails:
its oscillator(s)1T41, 1T47 and filter 1T42. Check MCU
Check both high TX and low TX oscillators, 7T94, 7T95
and surrounding components, switch IC 7T92 and TX amp 7T71.
7T97 and surrounding components.

2010-Nov-05
Circuit Descriptions TPB1.1HU LA 7. EN 25

64K 8 Flash Memory SPI

MCU Game

7T71

Crystal
Oscillator
High TX RF
Crystal 7T94 RCA
Controlled
Local
Oscillator FSK Transmitter

Crystal 7T92, 7T93


Oscillator
Low TX
Fixed LC 7T95
Resonator
Filter

Fixed
Low
High RF
Fixed LC FSK Receiver Pass Balun
Pass F
Quad Filter
Filter
Tank 7T91 5TB3

18880_203_101020.eps
101101

Figure 7-6 Smart link board architecture of TPB1.1HU LA

Pin 40 Pin 21

Pin 1 Pin 20

18880_204_101101.eps
101101

Figure 7-7 Smart module side connector definition

2010-Nov-05
EN 26 7. TPB1.1HU LA Circuit Descriptions

7.1.4 Smart Module Board Cell Layout

TUNER

ANALOG I/O

ANALOG I/O

ANALOG I/O SERVICE


CONNECTOR DIGITAL I/O

18890_212_100927.eps
101101

Figure 7-8 Smart module board layout cells (top view)

2010-Nov-05
Circuit Descriptions TPB1.1HU LA 7. EN 27

7.1.5 Back-end board cell layout

DC/DC

RTD2482

AUDIO CLASS - D

18890_213_100927.eps
101101

Figure 7-9 Back-end board layout cells (top view)

2010-Nov-05
EN 28 7. TPB1.1HU LA Circuit Descriptions

7.2 Power Architecture

Refer to figure Figure 7-10 and Figure 7-11 for the power
architecture of this platform (DC/DC power conversion).

18890_219_101020.eps
101020

Figure 7-10 Power architecture of smart module board

2010-Nov-05
Circuit Descriptions TPB1.1HU LA 7. EN 29

24V
Audio Amp
Connector-15pin

Standby 3.3V

12V FX18(Smart Module)

Panel T-CON

Clock module
Switching Power
SC4525B
Zigbee module

5V

IR/Key
5V

LDO
G1084-3.3V

3.3V

Scaler
LDO 1.2V
G912T43U-1.2V

18890_214_100927.eps
101018

Figure 7-11 Power architecture of back-end board

7.2.1 Power Supply Unit

Refer to the Wiring Diagram 32" for connector information.


Before repair or replacement check whether the main fuse of
the board is broken. Always replace a defective fuse with one
with the correct specifications! This part is available in the
regular market.

The output voltages to the chassis are:


+3.3 stand-by/power
+24V audio power
+12V panel

2010-Nov-05
EN 30 8. TPB1.1HU LA IC Data Sheets

8. IC Data Sheets
This section shows the internal block diagrams and pin
configurations of ICs that are drawn as black boxes in the
electrical diagrams (with the exception of memory and logic
ICs).

8.1 Diagram BE03 BEB: SCALER, RTD2482FD-GR (IC U404)

Block diagram

HDMI
DVI

ADC-0
ADC-1

Video 8

18890_300_101007.eps
101018

Figure 8-1 Internal block diagram

2010-Nov-05
IC Data Sheets TPB1.1HU LA 8. EN 31

Pinning information

18890_301_101007.eps
101018

Figure 8-2 Pin configuration

2010-Nov-05
EN 32 8. TPB1.1HU LA IC Data Sheets

8.2 Diagram BE06 BEB: AUDIO, BD5444EFV-E2 (IC U602)

Block diagram and Pinning information

1 VCCA VCCP1 28

2 27
Gain
Control
3 PWM Driver 26
Modulator 1
4 4step 25
Gain REG_G
5 Amp. 24
GNDP1
6 GNDA 23

7 FILA 22

8 FILP 21

9 20
GNDP2
Power down
10 Control 19
REG_G
Mute
11 Control PWM Driver 18
Modulator 2
12 17
Oscillator
Control
13 16

14 REG_G VCCP2 15
High Temperature Protection
Output Short Protection
Under Voltage Protection

18890_302_101007.eps
101101

Figure 8-3 Internal block diagram and pin configuration

2010-Nov-05
IC Data Sheets TPB1.1HU LA 8. EN 33

8.3 Diagram B01 SMB: 32-bit DDR Term/Conn, BCM3549L (IC U1)

Block diagram
Dual HDMI
2 HDMI Receiver
Peripherals
Keypad LED
Component 1 GPIO
Component 2 3D Graphics
3D 3 UARTS
Component 3
Svideo 1 Comb Dual USB 2.0
Svideo 2 Video Front Ethernet
Svideo 3 End Video & Graphics
RGB + HV 5x 10bit A/Ds Processing (BVN)
Composite 1 NTSC Video Decoders
Composite 2 HD Analog Noise
JPEG Decoder DVR Engine
Composite 3 Reduction
Composite 4 VBI Decoder Digital Noise Reduction
SIF Picture Enhancement
Processor 2
2x Video Svideo, CVBS
DACs
HD/SD Video
Encoder ITU656
ITU 656
Motion Adaptive
1080i De-interlacing Dual LVDS

NTSC/PAL/SECAM
Demod +
DS_IF 12bit A/D
BTSC Decoder
A2 Decoder AVC/MPEG 4/VC-1/MPEG 2
HD/SD Video Decoder L/R Audio
Programmable
Audio Audio
I2S L/R Audio
DSP DACs
L/R Audio
SPDIF

Audio SPDIF
6 Audio L/R Switch I2S (dual)
and A/D

QAM/VSB Demod
MIPS DUAL CORES
AVC/MPEG 4/VC-1/MPEG 2
32KI/32KI & 64KD
Transport Processor
128KB L2
with DVB/DES
400MHz

DDR2 Memory SPI & Nand


EIA/CEA Interface 32 bits
909 Flash Interfaces
800/1066 MHz
1394 IFC
XPT

DDR2

18890_303_101008.eps
101008

Figure 8-4 Internal block diagram

2010-Nov-05
EN 34 8. TPB1.1HU LA IC Data Sheets

Pinning information

18890_304_101008.eps
101019

Figure 8-5 Pin configuration (1)

2010-Nov-05
IC Data Sheets TPB1.1HU LA 8. EN 35

Pinning information

18890_305_101008.eps
101008

Figure 8-6 Pin configuration (2)

2010-Nov-05
EN 36 8. TPB1.1HU LA IC Data Sheets

8.4 Diagram B20 SMB: HDMI SWITCH, SiI9287B (IC U44)

Block diagram

Pinning information

18770_303_100217.eps
100217

Figure 8-7 Internal block diagram and pin configuration

2010-Nov-05
IC Data Sheets TPB1.1HU LA 8. EN 37

8.5 Diagram B23 SMB: Ethernet Switch, RTL8306G (IC U47)

Block diagram

P4 MODE 1
P4 MODE 0
Modeset 1
Modeset 0

18890_306_101008.eps
101008

Figure 8-8 Internal block diagram

2010-Nov-05
EN 38 8. TPB1.1HU LA IC Data Sheets

Pinning information

P4 ANEG / LED _ ACT [2 ] 103 64 DGND


GXANEG / LED _ SPD [2 ] 104 63 M( R) RXD [1]/ PTXD [1]
GYANEG / LED _ DUP [2 ] 105 62 DVDD 33
DVDD 33 106 61 M( R) RXD [0]/ PTXD [0]
GXSPD 100 / LED _ ADD [1 ] 107 60 MRXDV / PTXEN / CRSDV
GYSPD 100 / LED _ ACT [1] 108 59 MRXC / PTXC / REFCLK 1
GXFULL / LED _ SPD [1 ] 109 58 MCOL / PCOL
GYFULL / LED _ DUP [1 ] 110 57 MTXD [3 ]/ PRXD [3]/ P 4 IRTAG [1]
ENFORWARD / LED _ ADD [ 0] 111 56 MTXD [2 ]/ PRXD [2]/ P 4 IRTAG [0]
DGND 112 55 M( R) TXD [1 ]/ PRXD [1]/ LEDMODE [1]
BCINDROP / LED _ ACT [0]
MAX 1536 / LED _ SPD [0 ]
113
114
RTL8306G 54
53
M( R) TXD [0 ]/ PRXD [0]/ LEDMODE [0]
DVDD 18
L ED _ DUP [0] 115 52 M( R) TXEN / PRXDV
CK 25 MOUT 116 LLLLLLL 51 MTXC / PRXC / Ctrl _ REFCLK 1
OSCI 117 50 DGND
HVDD 33 118 49 P4 LNKSTA #
AVDD 18 119 TXXXV TAIWAN 48 P4 FULL/ HOME _ CRS
X1 120 47 P4 SPDSTA
X2 121 46 P4 FLCTRL / CPU _ interrupt #
AGND 122 45 P4 MODE [0]( modeset 2)
VCTRL 123 44 P4 MODE [1]( modeset 3)
DTEST 2 124 43 DVDD 18
DTEST 1 125 42 DISDUALMII ( modeset 4)
AGND 126 41 ITEST 4
IBREF 127 40 RESET #
AVDD 18 128 39 DGND

18890_307_101008.eps
101018

Figure 8-9 Pin configuration

2010-Nov-05
Block Diagrams TPB1.1HU LA 9. EN 39

9. Block Diagrams
Wiring Diagram 32"
WIRING DIAGRAM 32" (P&S)

Board Level Repair

Component Level Repair


Only For Authorized Workshop LCD DISPLAY

8409
CN904 CN903
1. +24V 1. E-PWM
2. +24V 2. STATUS
3. +24V 3. ON/OFF
4. +24V 4. +12V

panel 5. +24V
6. GND
5. +12V
6. +12V
1T34
1. FTA1
2. FTA2
3. FTA3
4.

7. GND 7. GND
8. GND 8. GND
9. GND 9. GND
10. GND
T
10.GND
11. 11. +24V
12. ON/OFF 12. 3.4V

VIDEO
13. PWM 13. 3.4V

IN
14. STATUS 14. PS ON

R
SMB
B

AUDIO
CN701
1. VLCD
(1059 )

IN
2. VLCD
3. VLCD
4. VLCD
......
37. SET1
38. SET3
CN101 39. SET2
1. POWER_OK 40. SET4
2. E_PWM

L
3. I_PWM
4. ON/OFF_BK
5. +12V
6. +12V
7. +12V

A
8. GND
9. GND
10. GND CN102
11. GND
12. +24V
1. GND
13. 3V3_STBY 2. HDMI_D2+
14. 3V3_STBY
15. STBY_PSU_OUT 3. HDMI_D2-
4. GND
......
MAIN POWER SUPPLY

VGA IN
61. GND
62. GND
63. +12V
(1054) 64. GND

BE
CN106 65. +12V
1. 3V3_CLOCK
2 SDA_SM_STBY 66. GND
3. SCL_SM_STBY
4. GND
5. BE_5V
6. Clock_Disable_Reset

PC-AUDIO
BACK-END

IN
CN113
1. 3V3_STBY
2. BE_5V
3. KEY1_M

(1053)
4. KEY2+
5. LED1_M
6. LED2_M
7. RC_M_SM
8. Light_sensor
9. GND DATA 1

USB
CN104

1. 3V3_STBY
2. UR2_RXD
3. UR2_TXD
4. GND
5. WAKE_ON_ZB

CN601
1. SPK R-
2. SPK R+

SIDE HDMI
3. SPK L-
4. SPK L+

HDMI 3 HDMI 2 HDMI 1


KEYBOARD CONTROL PANEL

8401
(1057)

8408
RIGHT SPEAKER
IR/LED BOARD CN1
LEFT SPEAKER
CN2
(1056) 3P 9P J
18880_401_101014.eps
101103

2010-Nov-05
Block Diagrams TPB1.1HU LA 9. EN 40

Wiring Diagram 37"


WIRING DIAGRAM 37" (P&S)

Board Level Repair

Component Level Repair


Only For Authorized Workshop LCD DISPLAY

8409
CN904
1. +24V
CN903
1. E-PWM
2. +24V
2. STATUS
3. +24V
3. ON/OFF
4. +24V
4. +12V 1T34
5. +24V 1. FTA1

panel
2. FTA2

5. +12V 3. FTA3
4.
6. GND
6. +12V
7. GND
7. GND
8. GND
9. GND
8. GND
9. GND
T
10.GND
10. GND
11.
11. +24V
12. ON/OFF
12. 3.4V
13. PWM
13. 3.4V

VIDEO
14. STATUS
14. PS ON

IN
R
CN701
1. VLCD
2. VLCD

AUDIO
3. VLCD
4. VLCD

IN
......
37. SET1
38. SET3
CN101
1. POWER_OK
39. SET2

SMB
A
40. SET4

B
2. E_PWM
3. I_PWM
4. ON/OFF_BK
5. +12V
(1059 )

L
6. +12V
7. +12V
8. GND
9. GND
10. GND CN102
11. GND
12. +24V
1. GND

MAIN POWER SUPPLY 13. 3V3_STBY


14. 3V3_STBY
15. STBY_PSU_OUT
2. HDMI_D2+
3. HDMI_D2-
4. GND

(1054) ......
61. GND
62. GND

VGA IN
63. +12V
64. GND
65. +12V
CN106
1. 3V3_CLOCK
2 SDA_SM_STBY
3. SCL_SM_STBY
4. GND
5. BE_5V
6. Clock_Disable_Reset
BE 66. GND

PC-AUDIO
CN113
BACK-END

IN
1. 3V3_STBY
2. BE_5V
3. KEY1_M

(1053)
4. KEY2+
5. LED1_M
6. LED2_M
7. RC_M_SM
8. Light_sensor
9. GND

DATA 1

USB
CN104

1. 3V3_STBY
2. UR2_RXD
3. UR2_TXD
4. GND
5. WAKE_ON_ZB

SIDE HDMI
CN601
1. SPK R-
2. SPK R+
3. SPK L- HDMI 3 HDMI 2 HDMI 1
4. SPK L+
KEYBOARD CONTROL PANEL

8401
(1057)

8408

RIGHT SPEAKER LEFT SPEAKER


IR/LED BOARD CN2 CN1
(1056) 3P 9P J
18880_402_101014.eps
101103

2010-Nov-05
Block Diagrams TPB1.1HU LA 9. EN 41

Wiring Diagram 42"


WIRING DIAGRAM 42" (P&S)

Board Level Repair

Component Level Repair


Only For Authorized Workshop
LCD DISPLAY

CN904 CN903

8409
1. +24V 1. E-PWM
2. +24V 2. STATUS
3. +24V 3. ON/OFF
4. +24V 4. +12V
5. +24V 5. +12V
6. GND 6. +12V
7. GND 7. GND
8. GND 8. GND
9. GND 9. GND
10.GND 10. GND
11. 11. +24V

A
12. ON/OFF
13. PWM
14. STATUS
12. 3.4V
13. 3.4V
14. PS ON
1T34
1. FTA1
2. FTA2
3. FTA3
4.

panel T

VIDEO
A

IN
R
MAIN POWER SUPPLY
(1054)

AUDIO
IN
CN701
1. VLCD
CN101 2. VLCD
1. POWER_OK 3. VLCD
2. E_PWM 4. VLCD
3. I_PWM ......
4. ON/OFF_BK 37. SET1
5. +12V 38. SET3

L
6. +12V 39. SET2
7. +12V 40. SET4
8. GND
9. GND
10. GND

B
11. GND
12. +24V
13. 3V3_STBY
CN102
14. 3V3_STBY 1. GND
15. STBY_PSU_OUT
2. HDMI_D2+
3. HDMI_D2-
4. GND
......
61. GND
SMB

VGA IN
CN106
1. 3V3_CLOCK
2 SDA_SM_STBY
3. SCL_SM_STBY
4. GND
62. GND
63. +12V (1059 )
5. BE_5V 64. GND
6. Clock_Disable_Reset
65. +12V
66. GND

CN113

PC-AUDIO
1. 3V3_STBY
2. BE_5V
3. KEY1_M
4. KEY2+
5. LED1_M
6. LED2_M

IN
7. RC_M_SM
8. Light_sensor
9. GND

BACK-END
BE (1053) DATA 1

USB
CN104

1. 3V3_STBY
2. UR2_RXD
3. UR2_TXD
4. GND
5. WAKE_ON_ZB

SIDE HDMI
CN601
1. SPK R-
2. SPK R+ HDMI 3 HDMI 2 HDMI 1
3. SPK L-
4. SPK L+
KEYBOARD CONTROL PANEL

8401
(1057)

8408

IR/LED BOARD RIGHT SPEAKER LEFT SPEAKER


CN2 CN1
(1056) 3P 9P J
18880_403_101014.eps
101103

2010-Nov-05
Block Diagrams TPB1.1HU LA 9. EN 42

Block Diagram of Smart Module Board

18890_406_101020.eps
101103

2010-Nov-05
Block Diagrams TPB1.1HU LA 9. EN 43

Block Diagram of Back End Board

Audio R/L Audio Amp


Speaker
HDMI BD5444EFV Connector-4 pin

Scaler LVDS Panel


FX18 IBC(RS232) Connector-40 pin

RS232 Zigbee Module


Control signal
Connector-5 pin

RTD2472FD-GR I2C Clock Module


RTD2482FD-GR Connector-6 pin

Flash Key Voltage to ADC IR /Key Board


Connector-9 pin
EEPROM

18890_400_101012.eps
101012

2010-Nov-05
Circuit Diagrams and PWB Layouts TPB1.1HU LA 10. EN 44

10. Circuit Diagrams and PWB Layouts


Power Board: 32"
Adapter
A01 A01
1 2 3 4 5
BD901 A1 CN901 D1
D910 CN903 C5 CN904 C5
1N5408-E(Short pin)
B+ C901 C1 C902 B1
FB904 C903 B1 C904 B1

HOT
FB901 D911 BEAD R924 C905 C3 C906 B3
COLD

2
1

6
5
FMY-1106S 0.1 ohm C907 B3 C908 B2
1 2
L906
1 2
! C909 C1 C910 A1
BEAD Q919 C911 A2 C912 A1
!

2
PBHV9050T R909 C919
C917 1 100K 1/4W + 1KV 10nF T901 C913 A1 C914 A2

7
C910 1KV 10nF C918 C931 1 POWER X'FMR C915 A2 C916 B2
1UF 520V 180UF450V 1KV 10nF C917 A2 C918 A3

3
Q913 R950 R952 C919 A3 C920 C1
R910 R914 MPSA94A-AT/P 100K 1/4W 100K 1/4W 2 9 C921 B1 C922 B2
220K +-1% 1/4W 18K R990
R915 D912 47 OHM 1/4W
C923 A4 C930 B2
R904
33ohm 1/4W +/-5% 1N4148 3.3M 1/4W C990 C991 C931 A3 C932 C1

2
3 7 1N 50V 1N 50V C933 C1 C934 C1
4
A C911 R916 R919 C950 R951 R953 A
C935 C1 C936 C1
56PF 50V 1 680K OHM +-1% 1/4W 0.1NF2KV 100K 1/4W 100K 1/4W C937 C2 C938 C2
R992
10 OHM 1/4W Q910 5 47 OHM 1/4W
C939 C2 C940 C2

3
SPW20N60C3 C941 C2 C942 C3

3
VCC_1
R917 R905 L990 C943 C3 C945 B2
10K 1/8W R920 3.3M 1/4W R956 3.5uH
680K OHM +-1% 1/4W 4.7M OHM +-5% 1/4W 2 C946 D2 C950 A3
+3.4V
VCC C951 B4 C952 A3
D950 D990 C953 A3 C954 B3

8
7
6
5
RGP10M FMW-2156
C955 B3 C956 B3

1
R906

VCC
COMP OUT
MOT GND
ZCD
C912 3.3M 1/4W C923 C967 C5 C968 C3
330N 50V + C914 C915 R918 R921 100pF +-10% + + C992 C993 +
10uF 50V 100N 50V IC901 0R1 5% 680K OHM +-1% 1/4W IC903 C989 470uF 25V 470uF 16V C981 C969 C4 C970 C3
C971 C3 C972 C4

INV
FAN7529MX 1 8 470uF 25V

CS
C913 2 S/OCP D/ST 7 100N 50V
C973 C3 C974 C3
!
BR D/ST
1

BD901 47N 50V 3


C975 C4 C976 D3

1
2
3
4
S10B06G R911 Q916 4 GND 5
FB/OLP VCC
C977 D3 C978 D3
+

10K 1/8W R913 PMBTA45

2 3
470 OHM 1/4W R957
1R2 5% 2W
A6069H
C953
D952
1N4148
D951
PR1007
R954
2.2 OHM 1/4W COLD C979 D3 C980 B4

HOT

2
+ C981 A5 C989 A4
R923 R922 C954 ZD950 100N 50V + C951 R986 C990 A5 C991 A5
NC 13K 1/8W 1% 1N 50V MTZJ T-72 30B C952 100uF 50V 510OHM +-5% 1/4W
-

C916 R908 10uF 50V C992 A5 C993 A5


1N 50V 33K 1/8W R994 C994 B4 C995 B4
4

1
R912 100 OHM 1/8W
62KOHM +-1% 1/8W C996 B5 C997 C5
FB
D903 B2 D904 B2
IC905 D910 A2 D911 A2

2
TLP781F
D953 R962 R961 R960 ZD951 4 1 D912 A2 D930 B2
2 L903 3 1N4007 1.5M 1/4W 1.5M 1/4W 1.5M 1/4W C956 R928 MTZJ T-72 15B R995 D931 C2 D932 C2
SG903 470N 25V 15K 1/4W 1K 1/8W
GS41-201MA R959 3 2 R997
D950 A4 D951 A4

1
1 4 ! 620KOHM +-1% 1/8W

!
16KOHM +-1% 1/8W D952 A3
D968 C3
D953 B2
D969 C3
13mH
VCC_1
C994 NC
HOT COLD D970 C3 D971 C3
2

2
C908 R967 D904
BAV21
D972 D3 D973 C4
0.0022uF/250V 10K 1/4W Q915 Q950
D974 C4 D975 B4
C902 470NF 275V! ZD909
BZX55-C9V1
BC857C ZD954
MTZJ6.2B
C955
10uF 50V
+ KTD1691/P C995
100N 50V R996 IC906 D976 C4 D977 D2
1K 1/8W TLP781F D978 D2 D979 C4
1

1
!
B B
C945 Q971 4 1
D980 C5 D990 A4
2

C921 R963 D903 R966 330N 25V R983 PMBS3904

! !
2

t 0.0022uF/250V 10K 1/4W BAV21 560KOHM +-1% 1/8W R958 220 OHM 1/4W FB901 A1 FB903 C3
NR902 ZD910 FB905 1K 1/8W IC990 3 2 Q990
FB904 A3 FB905 B3

3
NTCR BZX55-C9V1 BEAD C906 KIA2431AP PMBS3904
FB907 B1 FB908 B1
C903 C904 0.001uF/250V
!
1

330pF/250V 330pF/250V 1 2 R984 C980 1 R987 FB924 C4 F901 D1


t

PS_ON
1 2 R946 1KOHM +-1% 1/8W 100N 50V 10K 1/8W
HS1 D1 HS2 D1
1

Q918 1K 1/8W R948 ZD953

1
R929

2
TH903 PMBTA45 C922 2.2K 1/8W MTZJ T-72 5.1B R999 R998
NC
HS3 D1 HS4 D2

2
2.2K OHM 3W 150 OHM 100N 50V NC 9.1KOHM +-1% 1/8W HS5 D1 HS6 D1
1 2 1 2 C907 ZD952 C996 HS7 D1 HS8 D1
R985
100pF +-10% MTZJ T-72 15B 100N 50V HS9 D2 IC901 A2

1
FB907
BEAD
FB908
BEAD ! 10K 1/8W
NC
IC902 C2 IC903 A3

HOT
D930 R938 IC904 D2 IC905 B4
UF4007 10 OHM 1/4W IC906 B5 IC970 D3
D975 ZD972

COLD 1N4148 MTZJ T-72 5.1B IC990 B4 L901 C1


1 2 L902 C1 L903 B1
C930 R993 Q991
R930 1uF 50V D971 +3.4V 510OHM +-5% 1/4W 2N7002
L906 A2 L970 C3
L971 C3 L973 C4
3

1
2M 1/4W 2 FMWN-2308
L902 SG902 1 2 R991 L990 A5 NR901 C1
GS41-201MA D931 ZD930 2 0R05OHM1/8W
2.0MH R931 1N4148 C940 MTZJ T-72 15B D976 ZD969 NR902 B1 Q910 A2
2M 1/4W R940 1U 25V 1N4148 MTZJ T-72 30B Q913 A2 Q915 B2
! VCC_1
10R 1/8W 5% Q930 D973
Q916 A3 Q918 B2
4

3
IC902
TK10A50D
! 24V1 24V
1N4148
1 2
Q992
2N7002
R947
1K OHM +-5% 1/8W Q919 A2 Q930 C2

1
1
Vsen NC
18 R939 R941 Q931 C2 Q950 B3
R932 2 17 47OHM +-5% 1/8W 10K 1/8W ZD970 D974 ZD971
Q970 D3 Q971 B4
! 2M 1/4W 3 Vcc NC 16 T902 16 D970 MTZJ T-72 27B 1N4148 MTZJ T-72 15B
FB VGH PS_ON
4
GND VS
15 FMWN-2308 C997 Q990 B5 Q991 B5

1
R901 NC 5 14 100N 50V R949
Q992 C5 RV901 C1

2
680KOHM +-5% 1/2W 6 Css VB 13 D932 L970 10K 1/8W
7 OC NC 12 1N4148 11 2
+24V
R901 C1 R904 A3
RC NC
8
Reg VGL
11 R943 Q931 12
3.0uH +-10% R905 A3 R906 A3
9 10 10R 1/8W 5% TK10A50D CN903
3 2 R933 C932 RV COM + + + C971 R971 R968 R969 C972 CONN R908 B3 R909 A3
NC E_PWM

3
L901 27K 1/8W 1% 1N 50V SSC9512S-TL C941 1 13 470uF 35V 5.1K 1/4W 5.1K 1/4W 5.1K 1/4W 1U 50V R910 A1 R911 A1
13mH R942 R944 10pF/3KV 2 14 C968 C970 1 R912 B2 R913 A2
47OHM +-5% 1/8W 10K 1/8W 1000uF 35V 1000uF 35V 2
R914 A2 R915 A2
C 4 1
! 5
6 9
3
4
C
R916 A2 R917 A2
+ C934 10 5
C933 10uF 50V D969
ON/OFF
6 R918 A2 R919 A2
+12V
1

100N 50V FMW-2156 7 R920 A2 R921 A2


C901 470NF 275V 15 L971 8 R922 B2 R923 B2
600uH 2 FB924 9
C942
+12V
BEAD 10 R924 A3 R928 B3
!
3.0uH +-10%
2

t 27NF 11 R929 B2 R930 C1


NR901 + C973 + C974 R972 R988 R989 C975 1 2 12
R931 C1 R932 C1
3

C943 1000uF 25V 470uF 25V 1.5K 1/4W 1.5K 1/4W 1.5K 1/4W 1U 50V 13
NTCR +3.4V
100PF1KV L973 14 R933 C1 R934 C1
! C909
100pF +-10%
R934
2K43 1/8W 1% C967
PS_ON
15 R935 C2
R937 C2
R936 C2
R938 B2
1

3.0uH +-10% 100N 50V


C936 + R939 C2 R940 C2
RV901 C935 + 100N 50V C937 R936
! D968 C969
R941 C2 R942 C2
1

Varistor 4.7uF 50V 470N 25V C938 C939 680OHM +-5% 1/8W R937 FB903 FMW-2156 R964 R965 470uF 35V
R943 C2 R944 C2

2
1N 50V 100P 50V 200OHM +-5% 1/8W BEAD C905 15K 1/4W 15K 1/4W
100pF +-10% 2 R945 D2 R946 B2
1 2 D979 D980
R947 C5 R948 B2
! !
SK54B SK54B
1 R949 C5 R950 A3
HOT
3

1
F901 ! R935
NC
+24V
2
3
R951 A3
R953 A4
R952 A4
R954 A4
2
4

COLD R956 A3 R957 A3


FUSE C920 R945 5
100pF +-10% 0R05OHM1/8W 6
7 R958 B3 R959 B2
24V1
8 R960 B2 R961 B2
1
3

9
D972 R975 C976 10
R962 B2 R963 B2
1N4148 33K 1/8W 1U 50V 11 R964 C4 R965 C4
NC
NC
12 R966 B2 R967 B2
R973 R974 13
3.3K 1/4W 3.3K 1/4W 14 R968 C4 R969 C4
1 2 15 R971 C4 R972 C4
IC904 R973 D3 R974 D3
CN901
! ! 4
TLP781F
1
Q970
PMBS3906
C977
220N 50V CN904 R975 D3 R976 D3
SOCKET NC NC
CONN R977 D3 R978 D3
3 2 24V R979 D4 R980 D3
HS1
Heat-sink(Q90T0114 1)
HS2 R981 D3 R982 D3
Heat-sink(Q90G6253-1) HS3 HS4
D D R983 B4 R984 B4
1 1 R985 B5 R986 B5
D977 R987 B5 R988 C4
1N4148
C978 R976 R982 R989 C4 R990 A4
2 3 4 2 3 4
100N 50V 1K 1/8W R978 R981 NC R979 R991 C5 R992 A4
1

2
20K5 1/8W 1% NC 47K 1/8W 1% R993 B5 R994 B4
D978 R995 B4 R996 B4
HS6 1N4148 IC970 R977 R997 B5 R998 B5
2

HS8 HS9 AS431AZTR-E1 0R051/8W C979


HS5 HS7 Heat-sink(Q90T6119-3-GP) + C946 NC R999 B4 SG902 C1
10uF 50V SG903 B1 TH903 B2
1 NC
2 T901 A4 T902 C3
ZD973 R980
ZD909 B2 ZD910 B2
1

MTZJ T-72 30B 1K96 1/8W 1%


1

2
1
1 ZD930 C3 ZD950 B3
2

ZD951 B4 ZD952 B5
1

2
ZD953 B4 ZD954 B3
ZD969 C4 ZD970 C4
1 2 3 4 5 ZD971 C4 ZD972 B4

1 2010-10-07

Adapter
715G3861

18880_502_101007.eps
101007

2010-Nov-05
18880_500_101007.eps
101007
SCREW3

SCREW2
D973 CN904 CN903
J903

J901
J907

FB924
J904

ZD972

C971 L973 C969


ZD970
C993
D975

L971 C974ZD969
J905

D969
D970

D976
J906
ZD971 D974
C970 L990
HS8 HS7 C973
IC970
L970 C968 C992
J933

J908
D968
D971

ZD973
IC990
C946

D990

ZD953

D972
HS6 C989
D977
J910
SCREW10

J909
J902
D978

J911

SIDEPIN
IC905

IC906
IC904

C907
C923

T902
C906

T901
MH12 MH11
MH10
MH16 MH14 MH13
SLOT1

J934
SCREW8
FB905

J912
SCREW7
D951
C943

C950 D950 C951

D952
C914

J914
Q931 Q930 HS9
IC903
J915

C952
C942
J916

ZD950
HS5 HS4 C919 J917
J918
J919

ZD952

ZD951

2010-Nov-05
R957

ZD954
EN 45

D931
D932
ZD930 Q950

J932
J923
J922

J920
J921

ZD909
C941 R924 C955 D904
D930
10.

HS2 R918
J924
ZD910
D903
J925
R929 TH903
C934

C908
Q910
TPB1.1HU LA

J926
J927
C931 C921

D953
J928

J913
C935
Q913

MH9
J929
FB907 C903
D912

NR901
SG902
C917 NR902 L902
Circuit Diagrams and PWB Layouts

HS3
D911 FB904 R901

SCREW9
C909

C902
L901

BD901
D910

RV901
F901
FB908
Layout Power Board 32" (Top Side)

J930
L906 HS1

MH15
C901
C918

SCREW1 C904
C920
L903 MH8

FB901
MH5

J931
FB903
C905
CN901
SG903
SCREW4
C910 SCREW5
Circuit Diagrams and PWB Layouts TPB1.1HU LA 10. EN 46

Layout Power Board 32" (Bottom Side)

R958

C996
R985
R991
R986

R993
R967
Q990 Q991 R987

SEN7
C997

R949

R947
R966
R983

C980
Q992

R984
Q971 R997

R948
C945

R995
C994

R998
R999
R994

C922
R946
R963
Q918 C995 R996

C981
Q915
R956

R928

R954

C967
C953

C954

R992
R990
C990

R959
C956

R989
C991

C975
R972
R960
R961

R962

R988
R951
R953
R950
R952
R930

R931
JR902

C932
R933
JR901 R932
R940
R965

R939
R941
IC902
C933

C940
C937
R935
R964
C939 R936
R937 R943
R934 C930

R944
R942
C936
C938
D980
R938
D979

R969
R968

C972
R971
R909

Q919 R908
R904 R905 R906 R945

R919 R920 R921 Q916

R923
C915

R922
R973

R975
C976
IC901
R911

C913

SEN9
R974 R980 R979
C911
R913

R916 R917 C912


R912

C977 R977 R981


C916
R915

R982
Q970 R976 R978
R910

C978 C979
R914
SEN13
SEN18

18880_501_101007.eps
101007

2010-Nov-05
Circuit Diagrams and PWB Layouts TPB1.1HU LA 10. EN 47

SMB: 32-bit DDR Term/Conn


32-bit DDR Term/Conn
B01 B01
5 4 3 2 1

U1R
BCM3549L
DDR01_A[3:0] [4]
BGA704_SKT_SMTBG_BCM3556
DDR0_A[6:4] [4]
B15 DDR01_A0
DDR01_A00 DDR1_A[6:4] [4]
E14 DDR01_A1
E DDR01_A01 DDR01_A[13:7] [4] E
A15 DDR01_A2
DDR01_A02 DDR01_A3
DDR01_A03 D15 DDR0_DQ[15:0] [4]
DDR1_DQ[15:0] [4]
DDR0_A4
DDR0_A04 E13 DDR0_A5
DDR0_A05 E12 DDR0_A6
DDR0_A06 F13 DDR0_DQS0 [4]
DDR0_DQS0b [4]
DDR1_A4
DDR1_A04 F15 DDR1_A5
DDR0_DQS1 [4]
DDR1_A05 C15 DDR1_A6
DDR0_DQS1b [4]
32Bit DDR1_A06 D16
DDR DDR01_A07 C14 DDR01_A7
F14 DDR01_A8
SDRAM DDR01_A08 DDR01_A9
DDR1_DQS0 [4]
DDR01_A09 B14 DDR1_DQS0b [4]
D14 DDR01_A10
DDR01_A10 DDR1_DQS1 [4]
C13 DDR01_A11
DDR01_A11 DDR1_DQS1b [4]
D13 DDR01_A12
DDR01_A12 DDR01_A13
DDR01_A13 B13
DDR01_BA[2:0] [4]
DDR01_BA0
DDR01_BA0 F16 DDR01_BA1
DDR01_BA1 B16 DDR01_BA2
DDR0_DM0 [4]
DDR01_BA2 E15 DDR0_DM1 [4]
DDR1_DM0 [4]
A8 DDR0_DQ0
DDR0_DQ00 DDR1_DM1 [4]
B11 DDR0_DQ1
DDR0_DQ01 DDR0_DQ2
DDR0_DQ02 B8 DDR01_RASb [4]
D11 DDR0_DQ3
DDR0_DQ03 DDR01_CASb [4]
E11 DDR0_DQ4
DDR0_DQ04 DDR01_WEb [4]
C8 DDR0_DQ5
DDR0_DQ05 DDR0_DQ6
D

DDR0_DQ06 C11 DDR0_CLK [4]


D

C9 DDR0_DQ7
DDR0_DQ07 DDR0_CLKb [4]
D8 DDR0_DQ8
DDR0_DQ08 DDR1_CLK [4]
E10 DDR0_DQ9
DDR0_DQ09 DDR1_CLKb [4]
E9 DDR0_DQ10
DDR0_DQ10 DDR0_DQ11
DDR0_DQ11 F11 DDR01_CKE [4]
F12 DDR0_DQ12
DDR0_DQ12 DDR01_ODT [4]
E8 DDR0_DQ13
DDR0_DQ13 DDR0_DQ14
DDR0_DQ14 D10
F8 DDR0_DQ15
DDR0_DQ15
C18 DDR1_DQ0
DDR1_DQ00 DDR1_DQ1
DDR1_DQ01 C20
A18 DDR1_DQ2
DDR1_DQ02 DDR1_DQ3
DDR1_DQ03 B21
C21 DDR1_DQ4
DDR1_DQ04 DDR1_DQ5
DDR1_DQ05 B18
B20 DDR1_DQ6
DDR1_DQ06 DDR1_DQ7
DDR1_DQ07 D18
E18 DDR1_DQ8
DDR1_DQ08 DDR1_DQ9
DDR1_DQ09 D21
F18 DDR1_DQ10
DDR1_DQ10 DDR1_DQ11
DDR1_DQ11 E20
A22 DDR1_DQ12
DDR1_DQ12 DDR1_DQ13
DDR1_DQ13 F17
B22 DDR1_DQ14
DDR1_DQ14 DDR1_DQ15
DDR1_DQ15 E17

B10 DDR0_DQS0
DDR0_DQS0 DDR0_DQS0B
C
DDR0_DQS0b B9 C

F10 DDR0_DQS1
DDR0_DQS1 DDR0_DQS1B
DDR0_DQS1b F9
B19 DDR1_DQS0
DDR1_DQS0 DDR1_DQS0B
DDR1_DQS0b C19
E19 DDR1_DQS1
DDR1_DQS1 DDR1_DQS1B
DDR1_DQS1b D19

A10 DDR0_DM0
DDR0_DM0 DDR0_DM1
DDR0_DM1 C10
A20 DDR1_DM0
DDR1_DM0 DDR1_DM1
DDR1_DM1 F19

DDR01_RASB
DDR01_RASb C16 DDR01_CASB
DDR01_CASb A17 DDR01_WEB
DDR01_WEb C17 D1.8V_BCM3556
TP8
TP11
B12 DDR0_CLK
DDR0_CLK TP15
C12 DDR0_CLKB R2
DDR0_CLKb TP18
A13 DDR1_CLK *4.99K
DDR1_CLK TP17
A12 DDR1_CLKB 1%
DDR1_CLKb
DDR01_CKE_CHIP R1 22 DDR01_CKE
DDR01_CKE B17 DDR01_ODT
DDR01_ODT E16 TP27
TP26
DDR0_VREF0 DDR0_VREF0
DDR_VREF0 A7 TP30
TP34
B
TP36 B

DDR1_VREF0
DDR_VREF1 A23 D1.8V_BCM3556
R4 240,1% DDR1_COMP C22 DDR_COMP R3 C1 C2
1% DDR_VDDP1P8 *4.99K 470pF
DDR_VDDP1P8 D22 1% 1uF,16v,06
DDR_VDDP1P8 C7 R5
*4.99K
1% DDR1_VREF0

R6 C3 C4
D1.8V_BCM3556 *4.99K 470pF
1% 1uF,16v,06

A A

0.4 2010-05-14

32-bit DDR Term/Conn


5 4 3 2 1
BUH NAFTA 2k10 v0.4
017G MB 4 ZW
18880_514_101008.eps
101020

2010-Nov-05
Circuit Diagrams and PWB Layouts TPB1.1HU LA 10. EN 48

SMB: 32-bit DDR SDRAM


32-bit DDR SDRAM
B02 B02
5 4 3 2 1

+
EC1 100uF/6.3V C5 10uF,6.3V DDR0_VREF0 EC2 100uF/6.3V C6 10uF,6.3V DDR0_VREF0

C7 10uF,6.3V C8 470pF C9 10uF,6.3V C10 470pF

C12 0.1uF C13 47nF C11 C15 C14 0.1uF C17 47nF C16 C18 D1.8V_BCM3556
0.1uF 470pF 0.1uF 470pF
C19 47nF C20 0.1uF D1.8V_BCM3556 C21 47nF C22 0.1uF D1.8V_BCM3556

C23 470pF C24 470pF + EC3


U2 U3 100uF/6.3V

H9

C1
C3
C7
C9

H9

C1
C3
C7
C9
NT5TU128M8DE-BD 533MHz NT5TU128M8DE-BD 533MHz

A1
E9

A9

E1

A1
E9

A9

E1
L1

L1
E E

BGA60_9X11 BGA60_9X11

VDDQ
VDDQ
VDDQ
VDDQ
VDDQ

VDDL

VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDD
VDD
VDD
VDD

VDD
VDD
VDD
VDD

VDDL
DDR01_A0 H8 E2 DDR0_VREF0 DDR01_A0 H8 E2 DDR0_VREF0
DDR01_A1 A0 VREF DDR01_A1 A0 VREF DDR_VTT
H3 A1 H3 A1
DDR01_A2 H7 DDR01_A2 H7
DDR01_A3 A2 DDR0_DQ0 DDR01_A3 A2 DDR0_DQ9 RN1 75 C25 0.01uF
J2 A3 DQ0 C8 J2 A3 DQ0 C8
DDR0_A4 DDR0_DQ1 DDR0_A4 DDR0_DQ8 DDR01_RASb
DDR0_A5
J8
J3
A4
A5
1Gb DQ1
DQ2
C2
D7 DDR0_DQ2 DDR0_A5
J8
J3
A4
A5
1Gb DQ1
DQ2
C2
D7 DDR0_DQ12 DDR01_A2
1
2
8
7
DDR0_A6 DDR0_DQ3 DDR0_A6 DDR0_DQ13 DDR01_A0
DDR01_A7
J7 A6 DDR2 SDRAM DQ3 D3
DDR0_DQ4 DDR01_A7
J7 A6 DDR2 SDRAM DQ3 D3
DDR0_DQ15 DDR1_A6
3 6
C26 0.01uF

DDR0_DQ[15:0]
K2 A7 NF/DQ4 D1 K2 A7 NF/DQ4 D1 4 5
DDR01_A8 DDR0_DQ5 DDR01_A8 DDR0_DQ11
DDR01_A9
K8 A8 128Mx8 NF/DQ5 D9
DDR0_DQ6 DDR01_A9
K8 A8 128Mx8 NF/DQ5 D9
DDR0_DQ10 RN2 75

DDR0_DQ[15:0]
K3 A9 NF/DQ6 B1 K3 A9 NF/DQ6 B1
DDR01_A10 H2 B9 DDR0_DQ7 DDR01_A10 H2 B9 DDR0_DQ14 DDR01_A3 1 8
A10/AP NF/DQ7 A10/AP NF/DQ7 [3] DDR01_A[3:0]
DDR01_A11 K7 DDR01_A11 K7 DDR01_A1 2 7 C27 0.01uF
DDR01_A12 A11 DDR01_A12 A11 DDR01_A10
L2 A12 L2 A12 3 6 [3] DDR0_A[6:4]
DDR01_A13 L8 DDR01_A13 L8 DDR01_BA1 4 5
A13 A13 [3] DDR1_A[6:4]
NC = L3,L7 NC = L3,L7
RN3 75 C28 0.01uF
[3] DDR01_A[13:7]
DDR01_A12 1 8
DDR01_BA0 G2 DDR01_BA0 G2 DDR01_A9 2 7
BA0 BA0 [3] DDR01_BA[2:0]
DDR01_BA1 G3 DDR01_BA1 G3 DDR01_A7 3 6
D
DDR01_BA2 BA1 DDR01_BA2 BA1 DDR1_A5 C29 0.01uF
D

G1 BA2 G1 BA2 4 5 [3] DDR0_DQS0


[3] DDR0_DQS0b
DDR0_CLK E8 B7 DDR0_DQS0 DDR0_CLK E8 B7 DDR0_DQS1 RN4 75
CK DQS CK DQS [3] DDR0_DQS1
DDR0_CLKb F8 A8 DDR0_DQS0b DDR0_CLKb F8 A8 DDR0_DQS1b DDR1_A4 1 8
CK DQS/NU CK DQS/NU [3] DDR0_DQS1b
DDR01_A11 2 7 C30 0.01uF
B3 DDR0_DM0 B3 DDR0_DM1 DDR01_A8 3 6
DM/RDQS DM/RDQS [3] DDR1_DQS0
DDR01_CKE F2 A2 DDR01_CKE F2 A2 DDR01_A13 4 5
CKE NC/RDQS/NU CKE NC/RDQS/NU [3] DDR1_DQS0b
[3] DDR1_DQS1
RN5 75
[3] DDR1_DQS1b
R7 0 DDR0_CSb_L_test G8 R8 0 DDR0_CSb_H_test G8 4 5
CS CS DDR01_WEb 3 6
DDR01_BA2 2 7
DDR01_RASb F7 F9 DDR01_ODT DDR01_RASb F7 F9 DDR01_ODT DDR01_BA0 1 8
RAS ODT RAS ODT [3] DDR0_DQ[15:0]
DDR01_CASb G7 DDR01_CASb G7
CAS CAS [3] DDR1_DQ[15:0]
DDR01_WEb F3 DDR01_WEb F3 DDR01_ODT R9 75/1%
VSSDL

VSSDL
WE WE
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ

VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
[3] DDR0_DM0
[3] DDR0_DM1
[3] DDR1_DM0
A3
E3
J1
K9

A7
B2
B8

E7

A7
B2
D2
D8

A3
E3
J1
K9

B8

E7
D2
D8
[3] DDR1_DM1
R10 100/1%
[3] DDR0_CLK
[3] DDR0_CLKb
+

+
C C
EC4 100uF/6.3V C31 10uF,6.3V EC5 100uF/6.3V C32 10uF,6.3V R11 100/1%
[3] DDR1_CLK
DDR1_VREF0 DDR1_VREF0
[3] DDR1_CLKb
C33 10uF,6.3V C34 470pF C35 10uF,6.3V C36 470pF
[3] DDR01_RASb
C37 0.1uF C38 47nF C39 0.1uF C40 47nF DDR_VTT
[3] DDR01_CASb
C43 C44 C47 C48
[3] DDR01_WEb
C41 47nF C42 0.1uF D1.8V_BCM3556 0.1uF 470pF C45 47nF C46 0.1uF D1.8V_BCM3556 0.1uF 470pF RN6 75 C49 0.01uF
DDR01_RASb 1 8 [3] DDR01_CKE
C50 470pF C51 470pF DDR01_A2 2 7 [3] DDR01_ODT
U4 U5 DDR01_A0 3 6
H9

C1
C3
C7
C9

H9

C1
C3
C7
C9
NT5TU128M8DE-BD 533MHz NT5TU128M8DE-BD 533MHz DDR0_A6 C52 0.01uF
A1
E9

A9

E1

A1
E9

A9

E1
L1

L1
4 5
BGA60_9X11 BGA60_9X11
DDR01_CASb R12 75/1%
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ

VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDD
VDD
VDD
VDD

VDDL

VDD
VDD
VDD
VDD

VDDL
DDR01_CASb R13 75/1%
C53 0.01uF
DDR01_A0 H8 E2 DDR1_VREF0 DDR01_A0 H8 E2 DDR1_VREF0 RN7 75
DDR01_A1 A0 VREF DDR01_A1 A0 VREF DDR01_A12
H3 A1 H3 A1 1 8
DDR01_A2 H7 DDR01_A2 H7 DDR01_A9 2 7
DDR01_A3 A2 DDR1_DQ0 DDR01_A3 A2 DDR1_DQ9 DDR01_A7 C54 0.01uF
J2 A3 DQ0 C8 J2 A3 DQ0 C8 3 6
DDR1_A4 DDR1_DQ1 DDR1_A4 DDR1_DQ8 DDR0_A5
DDR1_A5
J8
J3
A4
A5
1Gb DQ1
DQ2
C2
D7 DDR1_DQ5 DDR1_A5
J8
J3
A4
A5
1Gb DQ1
DQ2
C2
D7 DDR1_DQ12
4 5

DDR1_A6 DDR1_DQ3 DDR1_A6 DDR1_DQ13 RN8 75


DDR01_A7
J7
K2
A6
A7
DDR2 SDRAM DQ3
NF/DQ4
D3
D1 DDR1_DQ4 DDR01_A7
J7
K2
A6
A7
DDR2 SDRAM DQ3
NF/DQ4
D3
D1 DDR1_DQ15 DDR0_A4 1 8 C55 0.01uF
B
DDR01_A8 DDR1_DQ2 DDR01_A8 DDR1_DQ14 DDR01_A11 B

DDR01_A9
K8 A8 128Mx8 NF/DQ5 D9
DDR1_DQ6 DDR01_A9
K8 A8 128Mx8 NF/DQ5 D9
DDR1_DQ10 DDR01_A8
2 7
DDR1_DQ[15:0]

K3 A9 NF/DQ6 B1 K3 A9 NF/DQ6 B1 3 6
DDR01_A10 DDR1_DQ7 DDR01_A10 DDR1_DQ11 DDR01_A13

DDR1_DQ[15:0]
H2 A10/AP NF/DQ7 B9 H2 A10/AP NF/DQ7 B9 4 5
DDR01_A11 K7 DDR01_A11 K7 C56 0.01uF
DDR01_A12 A11 DDR01_A12 A11 RN9 75
L2 A12 L2 A12
DDR01_A13 L8 DDR01_A13 L8 DDR01_A3 1 8
A13 NC = L3,L7 A13 NC = L3,L7 DDR01_A1 2 7
DDR01_A10 3 6
DDR01_BA1 4 5
DDR01_BA0 G2 DDR01_BA0 G2
DDR01_BA1 BA0 DDR01_BA1 BA0
G3 BA1 G3 BA1
DDR01_BA2 G1 DDR01_BA2 G1 RN10 75
BA2 BA2
4 5
DDR1_CLK E8 B7 DDR1_DQS0 DDR1_CLK E8 B7 DDR1_DQS1 DDR01_WEb 3 6
DDR1_CLKb CK DQS DDR1_DQS0b DDR1_CLKb CK DQS DDR1_DQS1b DDR01_BA2
F8 CK DQS/NU A8 F8 CK DQS/NU A8 2 7
DDR01_BA0 1 8
B3 DDR1_DM0 B3 DDR1_DM1
DDR01_CKE DM/RDQS DDR01_CKE DM/RDQS DDR01_ODT R14 75/1%
F2 CKE NC/RDQS/NU A2 F2 CKE NC/RDQS/NU A2

R15 0 DDR1_CSb_L_test G8 R16 0 DDR1_CSb_H_test G8


CS CS

A DDR01_RASb F7 F9 DDR01_ODT DDR01_RASb F7 F9 DDR01_ODT A

DDR01_CASb RAS ODT DDR01_CASb RAS ODT


G7 CAS G7 CAS
DDR01_WEb F3 DDR01_WEb F3
VSSDL

VSSDL

WE WE
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ

VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
A3
E3
J1
K9

A7
B2
B8

E7

A3
E3
J1
K9

A7
B2
B8

E7
D2
D8

D2
D8

5 4 3 2 1

0.4 2010-05-14

32-bit DDR SDRAM


BUH NAFTA 2k10 v0.4
017G MB 4 ZW
18880_515_101008.eps
101020

2010-Nov-05
Circuit Diagrams and PWB Layouts TPB1.1HU LA 10. EN 49

SMB: Analog Power Decoupling


Analog Power Decoupling
B03 B03
5 4 3 2 1

U1J
A3.3V_BCM3556 AGC_VDDO BCM3549L
BGA704_SKT_SMTBG_BCM3556
R17 *20 AGC_VDDO AH27 AGC_VDDO AUDMX_AVSS AB11
A2.5V_BCM3556 AUDMX_AVSS AA11
A1.2V_BCM3556 AUDMX_AVDD2P5 AUDMX_AVSS AF5
~10mA AudMux AE5 AUDMX_AVDD2P5 AUDMX_AVSS AB9
AUDMX_LDO_CAP AC8
R18 0 AUDMX_LDO_CAP AUDMX_AVSS AA10
11mA each AUD DAC AUDMX_AVSS AB10
AUD_VDDO2P5_0 AF23
R19 0 AUD_AVDD2P5_1 AUD_AVDD2P5_0 AUD_AVSS_0 AB21
AE22 AUD_AVDD2P5_1 AUD_AVSS_0 AA20
AUD_AVDD2P5_2 AD21
R31 0 AUD_AVDD2P5_2 AUD_AVSS_0 AC22
CLK54_AVDD1P2 AUD_AVSS_0 AC23
AD27 CLK54_AVDD1P2 AUD_AVSS_0 AD23
R20 0 CLK54_AVDD2P5 AD28 CLK54_AVDD2P5 AUD_AVSS_1 AB20
R21 0 AUD_AVSS_1 AC21
AUD_AVSS_1 AE23
R22 0 AUD_AVSS_2 AC20
DDR0_BVDDO AUD_AVSS_2 AD22
A6 DDR_BVDD0 CLK54_AVSS AD26
R23 0 DDR1_BVDDO A24 DDR_BVDD1 DDR_BVSS0 B7
D B23 DDR_PLL_LDO DDR_BVSS1 B24
D
R24 0 R25 *0 DDR1_PLL_LDO

LVDS_AVDDC1P2 F1 H7
LVDS_TX_AVDDC1P2 LVDS_TX_AVSS
LVDS_TX_AVSS G7
LVDS_TX_AVDD2P5_1 100mA F2 C1
LVDS_TX_AVDD2P5_1 LVDS_TX_AVSS
LVDS_TX_AVSS F3

10uF,6.3V

10uF,6.3V

10uF,6.3V

10uF,6.3V
LVDS_TX_AVDD2P5_2 100mA F4 C4
LVDS_TX_AVDD2P5_2 LVDS_TX_AVSS
LVDS_TX_AVSS A5
LVDS_PLL_VREG

0.1uF

0.1uF

0.1uF

0.1uF

0.1uF

0.1uF

0.1uF
TP37

0.01uF

0.01uF

0.01uF
F5 LVDS_PLL_VREG LVDS_TX_AVSS E5

*
LVDS_TX_AVSS E6
+ D7
EC6 LVDS_TX_AVSS
LVDS_TX_AVSS E7

C57

C82

C58

C59

C60

C61

C62

C63

C64

C65

C66

C67

C68

C69

C70

C71
330u/16V PLL_DS_AVDD1P2 AB19 F7

4.7uF/6.3v/0603

4.7uF/6.3v/0603

4.7uF/6.3v/0603

4.7uF/6.3v/0603
PLL_DS_AVDD1P2 LVDS_TX_AVSS
PLL_DS_AGND AD24
EDSAFE_DVDD1P2 0.07mA AE26 AF26
EDSAFE_DVDD1P2 EDSAFE_AVSS
EDSAFE_AVSS AB22
EDSAFE_AVDD2P5

0.1uF

0.1uF

0.1uF

0.1uF
91mA AG27 EDSAFE_AVDD2P5 EDSAFE_AVSS AA21

*
EDSAFE_AVSS AF27
R26 0 AF28
EDSAFE_AVSS

C72

C73

C74

C75

C78

C76

C77

C79

C80

C81
R27 0

R28 0 Special
FB1 1K@100MHz Power/Ground AA7
HDMI_RX_0_AVSS
HDMI_RX_0_AVSS AB5
R29 0 AD4
HDMI_RX_0_AVSS
1.2v@70mA; 2.5V@30mA; 3.3V@26mA HDMI_RX_0_AVSS AB4
FB2 1K@100MHz HDMI_0_PLL_VDD1P2 AC5 AG2
HDMI_RX_0_PLL_DVDD1P2 HDMI_RX_0_AVSS
HDMI_RX_0_PLL_AVSS Y8
HDMI_0_RXVDD1P2 AE3 W8
[14] HDMI_1_RXVDD2P5 HDMI_0_RXVDD2P5 HDMI_RX_0_VDD1P2 HDMI_RX_0_PLL_DVSS
AC3 HDMI_RX_0_VDD2P5 HDMI_RX_1_AVSS Y5
HDMI_0_RXVDD3P3 AD3 U5
[14] HDMI_0_RXVDD2P5 HDMI_1_PLL_VDD1P2 HDMI_RX_0_VDD3P3 HDMI_RX_1_AVSS
AA4 HDMI_RX_1_PLL_DVDD1P2 HDMI_RX_1_AVSS W1
HDMI_RX_1_AVSS W6
FB3 1K@100MHz HDMI_1_RXVDD1P2 Y4 U7
HDMI_1_RXVDD2P5 HDMI_RX_1_VDD1P2 HDMI_RX_1_AVSS
W5 HDMI_RX_1_VDD2P5 HDMI_RX_1_AVSS V7
R30 0 HDMI_1_RXVDD3P3 Y3 W7
HDMI_RX_1_VDD3P3 HDMI_RX_1_AVSS
HDMI_RX_1_AVSS U8
R32 0 1.2v@70mA; 2.5V@30mA; 3.3V@26mA V8
HDMI_RX_1_AVSS
HDMI_RX_0_AVSS AB6
FB4 1K@100MHz V6
HDMI_RX_1_PLL_AVSS
HDMI_RX_1_PLL_DVSS Y7
FB5 1K@100MHz
C C

R33 0 PLL_MAIN_AVDD1P2 AB26 AC25


PLL_MAIN_AVDD1P2 PLL_MAIN_AGND
R34 0

FB6 1K@100MHz SD_V_AVDD1P2 AD14 SD_V1_AVDD1P2


AD13 SD_V2_AVDD1P2 SD_V1_AVSS AB15
5mA AC12 AC15

4.7uF/6.3v/0603

4.7uF/6.3v/0603
SD_V3_AVDD1P2 SD_V1_AVSS
AC11 SD_V4_AVDD1P2 SD_V2_AVSS AC13

10uF,6.3V

10uF,6.3V
AB18 SD_V5_AVDD1P2 SD_V2_AVSS AB14

1nF/50v

1nF/50v
0.01uF
SD_V2_AVSS AC14

0.1uF

0.1uF

0.1uF

0.1uF
0.01uF
125mA SD_V3_AVSS AB13
SD_V1_AVDD2P5 AD16 AA14
SD_V2_AVDD2P5 SD_V1_AVDD2P5 SD_V3_AVSS
AE13 SD_V2_AVDD2P5 SD_V4_AVSS AB12
SD_V3_AVDD2P5 AD12 AB17
SD_V3_AVDD2P5 SD_V5_AVSS

C83

C84

C85

C86

C87

C88

C89

C90

C91

C92

C93

C94
SD_V4_AVDD2P5 AD11
SD_V5_AVDD2P5 SD_V4_AVDD2P5
AC17 SD_V5_AVDD2P5
5 x 125mA each = 625mA

PLL_VAFE_AVDD1P2 AB16 AA15


FB7 1K@100MHz PLL_VAFE_AVDD1P2 PLL_VAFE_AVSS
POR_OTP_VDD2P5 AH3
R35 0 POR_AVDD1P2 POR_OTP_VDD2P5
AB8 POR_VDD1P2
FB8 600@100MHz SPDIF_AVDD2P5 2mA AC6 AE4
SPDIF_AVDD2P5 SPDIF_AVSS
200mA,500mohm
FB9 1K@100MHz VCXO_AVDD1P2 AF25 AC24
VCXO_AVDD1P2 VCXO_AGND
VCXO_AGND AA23
400mA,500mohm AB24
VDAC_AVDD1P2 VCXO_AGND
1mA AF20 VDAC_AVDD1P2 VDAC_AVSS AF19
VDAC_AVSS AE20
VDAC_AVDD2P5 1mA AC18 AD20
VDAC_AVDD2P5 VDAC_AVSS
FB10 1K@100MHz VDAC_AVDD3P3 120mA AG21 VDAC_AVDD3P3
AG20 VDAC_AVDD3P3
FB11 1K@100MHz
4.7uF/6.3v/0603

4.7uF/6.3v/0603

10uF,6.3V
D1.2V_BCM3556

1nF/50v

1nF/50v
USB_AVDD1P2PLL U3 R6
USB_AVDD1P2PLL USB_AVSS
0.1uF

0.1uF

0.1uF
0.01uF

0.01uF
USB_AVSS T6
*

USB_AVDD12 R3 R7
USB_AVDD1P2 USB_AVSS
USB_AVSS T7
B USB_AVDD2P5 T4 T8 B
USB_AVDD2P5 USB_AVSS
C95

C96

C97

C98

C99

C100

C106
C101

C102

C103

C104

C105
USB_AVDD2P5REF T3 USB_AVDD2P5REF
USB_AVDD33 R4 USB_AVDD3P3

EPHY_PLL_VDD1P2 N4 N1
R36 0 EPHY_AVDD1P2 EPHY_PLL_VDD1P2 EPHY_AGND
P1 EPHY_AVDD1P2 EPHY_AGND N5
EPHY_AVDD2P5 P4 P7
FB12 1K@100MHz EPHY_AVDD2P5 EPHY_AGND
PLL_RAP_AVD_AVDD1P2
N6 N7
R38 0 PLL_RAP_AVD_AVDD1P2 PLL_RAP_AVD_AGND
4.7uF/6.3v/0603

4.7uF/6.3v/0603

R37 0
10uF,6.3V

FB13 600@100MHz
VDAC_AVDD3P3
0.1uF

0.1uF

0.1uF

0.1uF

200mA,500mohm
*

C109

C110

C111

C112

C113

C114
C107

C108

FB14 1K@100MHz

R39 0
4.7uF/6.3v/0603

R40 0

R41 0
0.1uF

*
C115

C116

C117

C118

C119

FB15 1K@100MHz

FB16 1K@100MHz
4.7uF/6.3v/0603

4.7uF/6.3v/0603

4.7uF/6.3v/0603

A A
FB17 1K@100MHz
0.1uF

0.1uF

0.1uF
4.7uF/6.3v/0603

C120

C121

C122

C123

C124

C125

600@100MHz
FB18
0.1uF

200mA,500mohm
C126

C127

0.4 2010-05-14

5 4 3 2 1
Analog Power Decoupling
BUH NAFTA 2k10 v0.4
017G MB 4 ZW
18880_516_101008.eps
101008

2010-Nov-05
Circuit Diagrams and PWB Layouts TPB1.1HU LA 10. EN 50

SMB: Digital Power Decoupling


Digital Power Decoupling
B04 B04
5 4 3 2 1

U1M
BCM3549L
BGA704_SKT_SMTBG_BCM3556

Y22 DVSS DVSS AD5


AA22 DVSS DVSS AD6
W23 DVSS DVSS J7
G21 DVSS DVSS AC7
E22 DVSS DVSS K7
D
F22 DVSS DVSS L7 D
G22 DVSS DVSS M7
H22 DVSS DVSS AB7
J22 T28 U1S
DVSS DVSS D1.2V_BCM3556 BCM3549L D3.3V_BCM3556
K22 DVSS DVSS AC28
L22 BGA704_SKT_SMTBG_BCM3556
DVSS EC7 33uF
M22 DVSS 10uF,6.3V C129

+
N22 DVSS H8 VDDC VDDO AA12
P22 EC8 33uF J8 AA13
DVSS VDDC VDDO 0.1uF C131

+
R22 DVSS K8 VDDC VDDO AA18
T22 C130 10uF,6.3V L8 AA19
DVSS VDDC VDDO 0.01uF C133
U22 DVSS M8 VDDC VDDO E28
V22 C132 10uF,6.3V N8 L28
DVSS VDDC VDDO 1nF/50v C135
W22 DVSS P8 VDDC VDDO U28
L17 C134 0.1uF R8 AB28
DVSS VDDC VDDO D1.8V_BCM3556 4.7uF/6.3v/0603 C137
M17 DVSS AA8 VDDC
N17 C136 0.01uF H9 A9
DVSS VDDC DDRV 0.1uF C139
P17 DVSS H10 VDDC DDRV G9
R17 C138 1nF/50v H11 G11
DVSS VDDC DDRV 0.01uF C141
T17 DVSS H12 VDDC DDRV G13
U17 C140 4.7uF/6.3v/0603 H13 A14
DVSS VDDC DDRV 1nF/50v C142
V17 DVSS H14 VDDC DDRV G15
AA17 C128 0.1uF H15 G17
DVSS VDDC DDRV
G18 DVSS H16 VDDC DDRV A19
L18 C143 0.01uF H17 G19
DVSS VDDC DDRV
M18 DVSS H18 VDDC
N18 C145 1nF/50v H19
DVSS VDDC
P18 DVSS H21 VDDC
R18 C147 4.7uF/6.3v/0603 J21
DVSS VDDC
T18 DVSS K21 VDDC
U18 C149 0.1uF L21
DVSS VDDC
V18 DVSS C151 0.01uF
M21 VDDC Digital
AC19 DVSS N21 VDDC
D20 P21 Power
DVSS C153 1nF/50v VDDC
G20 DVSS R21 VDDC
H20 DVSS T21 VDDC
A21 C155 4.7uF/6.3v/0603 U21
DVSS VDDC
E21 DVSS V21 VDDC
C F21 C157 0.1uF W21 C
DVSS VDDC
P14 DVSS Y21 VDDC
R14 General C159 0.01uF
DVSS
T14 DVSS
U14 Ground C161 1nF/50v
DVSS
V14 DVSS
L15 C277 0.1uF
DVSS
M15 DVSS
N15 C278 0.1uF 33uF EC9 C162 0.1uF C163 0.01uF 1nF/50v C164
DVSS
P15

+
DVSS C279 0.1uF
R15 DVSS
T15 4.7uF/6.3v/0603 C165 C166 0.1uF C167 0.01uF 1nF/50v C168
DVSS C280 0.1uF
U15 DVSS
V15 DVSS
A16 C281 0.1uF 4.7uF/6.3v/0603 C169 C170 0.1uF C171 0.01uF 1nF/50v C172
DVSS
G16 DVSS
L16 C283 0.1uF
DVSS 4.7uF/6.3v/0603 C173 C174 0.1uF C175 0.01uF 1nF/50v C176
M16 DVSS
N16 C348 0.1uF
DVSS
P16 DVSS
R16 C349 0.1uF
DVSS
T16 DVSS
U16 C284 0.1uF
DVSS
V16 DVSS
AA16 C285 0.1uF
DVSS
D17 DVSS
T11 C288 0.1uF
DVSS
U11 DVSS
V11 C289 0.1uF
DVSS
D12 DVSS
G12 C291 0.1uF
DVSS
L12 DVSS
M12 C292 0.1uF
DVSS
N12 DVSS
P12 C350 0.1uF
DVSS
R12 DVSS
T12 C351 0.1uF
DVSS
B
U12 DVSS B
V12 DVSS
L13 DVSS
M13 DVSS
N13 DVSS
P13 DVSS
R13 DVSS
T13 DVSS
U13 DVSS
V13 DVSS
G14 DVSS
L14 DVSS
M14 DVSS
N14 DVSS
G8 DVSS
D9 DVSS
AA9 DVSS
G10 DVSS
A11 DVSS
L11 DVSS
M11 DVSS
N11 DVSS
P11 DVSS
R11 DVSS HS1
AB23 DVSS
F28 DVSS
M28 DVSS

1 R178 0
2 R201 0

A A

5 4 3 2 1

0.4 2010-05-14

Digital Power Decoupling


BUH NAFTA 2k10 v0.4
017G MB 4 ZW
18880_517_101008.eps
101020

2010-Nov-05
Circuit Diagrams and PWB Layouts TPB1.1HU LA 10. EN 51

SMB: FE; Transport I/O


FE; Transport I/O
B05 B05
5 4 3 2 1

44.0MHz U8
CM1
SAW FILTER 10uF/16V
D D
4 1 TUN_IF_3411 C177 TUNER_IFA 5VFE
OUT1 IN 0.1uF
5 OUT2
R45 C178 C179
2K GND GND
10uF/10V 0.1uF
3 2
U7
FA2319

U9
25

24

19

20
BCM3411 A3.3V_BCM3411
1
PGA_OUTN

PGA_OUTP

VGA_INN

VGA_INP
NC1
2 NC2
CONTROLS

1 PGA_VDD FB19 *600@100MHz


PGA_VDD1 C183 C184 5VFE
1nF/50v 0.1uF
8 VCC1 5V@155mA
5 DEFAULT_B
TUNER_RF_AGC R49 *0 3
TP39 RF AGC
R55
TP38
4.7K 8 R47 R46 R44 R48 4
VGA_REFSEL1 BG_VDD FB20 600@100MHz 3.3K 3.3K 3.3K 3.3K C586 Vt
TP41 9 VGA_REFSEL0 BG_VDD 7
C185 C181 *470nF
TP40
PGA

VGA0

13 1nF/50v 0.1uF
VGA_VCMSEL0 Q1
14

G
TP44 VGA_VCMSEL1 RK7002
TP42
TP43 16 VGA_BIASCNTL0
17 S D R56 33 TUNER_SCL 6
VGA_BIASCNTL1 VGA1_VDD FB21 600@100MHz [15] BSC_M0_SCL R51 33 TUNER_SDA SCL
TP46 18 VGA_BIASCNTL2 VGA1_VDD 10 7 SDA
C186 C187 R50 *0 R52 0 5

G
TP45 AS
VGA1

22 1nF/50v Q2 12
PGA_VCMSEL0 1uF,10V RK7002 C585 4.7nF IF OUT
TP48 23 PGA_VCMSEL1 9 IF AGC
S D C180 C182
VGA_OUTN

VGA_OUTP

TP47
PGA_GAIN

26 [15] BSC_M0_SDA 39pF 39pF TUNER_IFA 10


PGA_INN

PGA_INP

PGA_PWRSAVE0 R54 *0 IF_AGC R53 *0 DIF+


27 PGA_PWRSAVE1 11 DIF-
VAGC

21 VGA0_VDD FB22 600@100MHz TUNER1_IF_P


GND

VGA0_VDD C188 C189 TUNER1_IF_N


1nF/50v

GND
GND
GND
GND
1uF,10V
29

28

15

11

12

C C

13
14
15
16
BCM3411_IF_AGC

3411_IF_P
TP50 3411_IF_N
TP49

IF_AGC
R59 0
C191
*0.1uF

5VFE

C190
1uF,10V R57
47K

3
1 Q3
MMBT3904L

2
R58 1 Q4 TUNER_RF_AGC
1.1K,1% MMBT3906L

3
3
TUNER_AGCT_FILTERED R61 0 1 Q5
MMBT3904L
C193

2
*0.1uF
R60 10K

B C192 B
0.1uF
5VFE

GP29_RF_AGC_SW [12]
R62 R63
ANTI-ALIASING FILTER *510 510

3411_IF_P 1
0

3411_IF_N L1 U1D
220nH BCM3549L
BGA704_SKT_SMTBG_BCM3556
C195 C196 C197
2 ON_CHIP_IFD_IF_P R478 C194 EDSAFE_IF_P AE27 AH28 DS_AGCT_CTL 200 R64 2K R66 R65 0 TUNER_AGCT_FILTERED
EDSAFE_IF_N EDSAFE_IF_P DS_AGCT_CTL
0 0.1uF AE28 EDSAFE_IF_N DS_AGCI_CTL AG28 DS_AGCI_CTL
U1L
27pF 27pF 120pF
RD1

BCM3549L
C200 C201 BGA704_SKT_SMTBG_BCM3556
C199 C198
3 L2 180pF L3 27pF 0.1uF 0.01uF TP126 TP328
D23 PKT0_CLK RMX0_CLK A25
68nH 470nH TP127 C24 B25 TP329
C204 C202 C205 PKT0_DATA RMX0_DATA
1 TP128 B26 A26 TP330
PKT0_SYNC RMX0_SYNC
0

ON_CHIP_IFD_IF_N R619 C203


0 0.1uF TP51
BYP_DS_CLK Y24
27pF 27pF 120pF C402 C403 BYP_DS_CLK
2 L4 *27pF *27pF
220nH
RD2

TUNER1_IF_P
TUNER1_IF_N AGC_VDDO
3

R67
A C206 3.9K A
*0.1uF

200 R68 2K R69 R70 0 IF_AGC

R71
C207 C208 3.9K
0.1uF 0.01uF

5 4 3 2 1

0.4 2010-05-14

FE; Transport I/O


BUH NAFTA 2k10 v0.4
017G MB 4 ZW
18880_518_101008.eps
101008

2010-Nov-05
Circuit Diagrams and PWB Layouts TPB1.1HU LA 10. EN 52

SMB: Video In Analog


Video In Analog
B06 B06
5 4 3 2 1

R72 0 C209 0.1uF SD_G

R73
120@100MHz FB23 CM2 0, 0805 SD_B_IN 75/1%
1%

*22pF C411

*22pF C410
120@100MHz FB24 CM3 0, 0805 SD_G_IN
TP52
J1 VIDEO7
D-SUB-R/A-FEM-15 120@100MHz FB25 CM4 0, 0805 SD_R_IN R74 0 C210 0.1uF SD_B SD_Y_PR_PB_1_CM_SHIELD C211 0.1uF
8
15 VGA_DDC_SCL R75
VGA_DDC_SCL [22] 75/1% R76
7
14 VGA_VSYNC 120@100MHz FB39 VGA_VSYNC0_IN 1% 36
6 5%
13 VGA_HSYNC 120@100MHz FB38 VGA_HSYNC0_IN

*22pF

*22pF

*22pF
5
12 VGA_DDC_SDA TP53
VGA_DDC_SDA [22]
4 R77 0 C212 0.1uF SD_R
11 SD_R_CM_SHIELD C213 0.1uF

C406

C407

C408
3 B_VGA_IN_CON R78
10 75/1%
D 19 2 G_VGA_IN_CON 1% R79 D
18 9 36
1 R_VGA_IN_CON 5%

TP54

17
16
VGA+5V ESD1 AZC199-04S2 ESD2 AZC199-04S2 SD_B_SHIELD C214 0.1uF
VGA_DDC_5V

4 3 4 3 R80
36
5%

VGA+5V VGA+5V
5 2 5 2 D5.0V TP55
C415 0.1uF
5 SD_G_SHIELD C215 0.1uF
U10
VGA_HSYNC0_IN R82 22 1
6 1 6 1 VGA_VSYNC0_IN R81 22 4 R83

SD_INCM_COMP1
2 36
5%
C216 C217 R84 NC7SZ08P5X

SD_INCM_G

SD_INCM_R
SD_INCM_B
22pF 22pF 10K 3
AUD3.3V

D5.0V
C417 0.1uF
R85 R86 5
100K [12] VGA_VSYNC0 U11
1K [12] VGA_HSYNC0
1
J2 4
1 GP39_VGA_DET 2
GND C218 1uF,16v,06 VGA_L2 GP39_VGA_DET [12]
L 2 VGA_L2 [9]

3
3 C219 1uF,16v,06 VGA_R2 R87 NC7SZ08P5X
R VGA_DET_OUT VGA_R2 [9] Q6 10K 3
NC4 4 1
5 R88 100
NC5 BC847B
2
*22pF

*22pF

*22pF
470K

470K

NC6 6
AZ5125-01H

AZ5125-01H

NC7 7
JY-3578X01-350 YPBPR1_GREEN L5 150nH YPRPB1_G R91 0 C220 0.1uF
R89

R90

C275

C303

C309

5%
C223 15pF R92
C221 C222 75/1%
15pF 15pF 1%
5% LPF 60 MHz 5% U1P
ESD3

ESD4

BCM3549L
BGA704_SKT_SMTBG_BCM3556

C YPBPR1_BLUE L6 150nH YPRPB1_B R93 0 C224 0.1uF SD_G C


5% SD_B
AE9 SD_G Analog Video SD_INCM_G AF9
AH9 SD_B SD_INCM_B AG9
C227 15pF R94 SD_R AD10 Inputs AC10
C225 C226 75/1% SD_R SD_INCM_R
15pF 15pF 1% RGB_HSYNC AG3
5% 5% RGB_VSYNC RGB_HSYNC
LPF 60 MHz AF4 RGB_VSYNC
SD_Y1 AG15
SD_PB1 SD_Y1
AF15 SD_PB1 SD_INCM_COMP1 AH15
YPBPR1_RED L7 150nH YPRPB1_R R96 0 C229 0.1uF SD_PR1 AE15
5% SD_PR1
C230 15pF R95 TP60 AG16
C231 C228 75/1% TP56 SD_Y2 TP62
AH17 SD_PB2 SD_INCM_COMP2 AH16
15pF 15pF 1% TP61 AF16
5% 5% SD_PR2
LPF 60 MHz TP57 AG14 SD_Y3
TP63 AF14 AH14 TP64
TP58 SD_PB3 SD_INCM_COMP3
AE14 SD_PR3

TP59 AH10 AE10 TP66


TP65 SD_L1 SD_INCM_LC1
AG10 SD_C1
TP68 AE11 AH11 TP69
TP67 SD_L2 SD_INCM_LC2
AF11 SD_C2
TP70 AH13 AF12 TP72
TP71 SD_L3 SD_INCM_LC3
AE12 SD_C3
SLIDE_CVBS2 R97 0 RCA_CVBS2 R98 14.7,1% C232 0.1uF TP73 AD9 AC9 TP74
1% SD_CVBS2 SD_CVBS1 SD_INCM_CVBS1
AG11 SD_CVBS2 SD_INCM_CVBS2 AF10
SD_CVBS3 AG12 AH12
C233 C234 R99 TP75 SD_CVBS3 SD_INCM_CVBS3 TP76
AF13 SD_CVBS4 SD_INCM_CVBS4 AG13
*220pF *220pF 60.4
1%
LPF 7.5 MHz TP77 AF17
TP79 SD_SIF1
AE16 SD_FS
TP78 AE17 AG17 TP81
TP80 SD_FS2 SD_INCM_SIF1
AD15 SD_FB

REAR_CVBS3 R100 0 RCA_CVBS3 R101 14.7,1% C235 0.1uF


1%