Академический Документы
Профессиональный Документы
Культура Документы
3812
inverter bridge in (1-D).TS interval. Under steady state, the through the capacitor in one switching cycle should be zero.
average voltage across the inductor and average current Using volt-sec balance we have,
iL VDC 1 D
VDC D + (Vg VDC ) (1 D ) = 0
Da Vsn1 L Vi (7)
=
vL Vg 1 2 D
Db
S Similarly, using charge-sec balance one can write,
Vg VDC
( I L I DC ) D + (I L I DC I i ) (1 D ) = 0
iC i DC
DC Load 1 1 D (8)
C IL = I DC + Ii
1 2D 1 2D
( )
VAC = VAB fundmental
1 D
= M VDC = M Vg (10)
1 2D
where M is the modulation index of the inverter bridge. Note
that the equation (10) is valid only if the sum of modulation
index (M) and shoot-through duty ratio (D) of SBI is less
than unity [12].
III. A CLOSED LOOP CONTROL SYSTEM FOR SBI
(c) SUPPLYING BOTH DC AND AC LOADS
Fig. 5 (a) shows the closed loop control architecture of
the SBI supplying both DC and AC loads simultaneously. In
this scheme, the task of the controller is to generate gate
signals (GS, GS1, GS2, GS3, and GS4) for SBI shown in Fig. 3
such that the voltages at the DC bus (VDC) and the AC bus
*
(vAC) are regulated to their respective reference values VDC
*
and vAC . As shown in Fig. 5 (a), the controller for the DC
nanogrid has been implemented in digital domain using
Texas Instruments TMS320F28335 DSP [17]. This DSP has
a built-in 12-bit ADC that accepts analog feedback signals
(d) (VDC, vAC, and iLf) from SBI and converts them into digital
Figure 4. (a) Equivalent circuit of SBI in D.TS interval, (b) Equivalent domain. These feedback signals along with the reference
circuit of SBI in (1-D).TS interval, (c) Steady state waveforms, and (d) signals for the AC and DC bus voltages are given as inputs
Transfer (DC-DC) characteristics of SBI. to the controller block. Note that, as the AC bus voltage
3813
controller is designed using synchronous reference frame order to reduce the extra computational burden on the DSP.
*
approach [13], the reference for AC bus voltage vAC is As shown in Fig. 5 (a), the control system has a DC bus
directly given in dq domain ( Vd* , Vq* , and ) in Fig. 5 (a), in voltage controller that regulates the DC bus voltage, VDC to
(a)
(b) (c)
Figure 5. (a) Complete Block diagram of the DSP based controller for the SBI supplying both DC and AC loads, (b) Outer voltage controller, and (c) Inner
current controller. Lf, and Cf are the inverter output filter parameters shown in Fig. 3.
3814
*
its reference value, VDC . The output of this controller is the IV. EXPERIMENTAL VERIFICATION
shoot-through duty ratio D of the SBI. The AC Bus voltage A 500 W laboratory prototype of the SBI supplying both
controller has a cascaded control structure with an inner DC and AC loads, shown in Fig. 3, is developed to verify the
current controller block and an outer voltage controller block closed loop control strategy given in the paper. Fig. 6 shows
as shown in Fig. 5 (a). The detailed view of these two the block diagram of the complete experimental setup. Note
controllers is given in Fig. 5 (b) and Fig. 5 (c). Note that, as that in this paper, opto-coupler based gate drivers are used to
the AC bus voltage controller is implemented using SRF drive all five switches of the SBI. Fig. 6 (b) shows the
approach, the feedback signals (vAC, iLf) should also be schematic of gate drive circuit, GD1 for switch S1. Similar
transformed from single phase (1) to dq domain. This circuit is used to drive all other switches of the converter.
transformation involves the following two steps. Also, as shown in block diagram of Fig. 6 (a), the AC load of
the SBI is isolated from the power converter stage using a
Step 1: 1 to transformation 1:5 isolation transformer to provide flexibility in the voltage
The sensed sinusoidal voltage vAC of SBI is passed levels of the prototype. However, this may not be required in
through a Quadrature Signal Generator (QSG) that is based the actual implementation of the Nanogrid [1]-[2].
on Second-Order Generalized Integrator (SOGI) [14]-[15]. Table I and Table II list the parameters and components
The tuning frequency of the SOGI is set to the input used for the experimental verification. The closed loop
frequency as shown in Fig. 5 (a). The outputs of the SOGI- control strategy has been implemented using the Texas
QSG are two in-quadrature sinusoidal signals v and v such instruments TMS320F28335 DSP as mentioned in previous
that V = VAC and V = ( j1).VAC . Similar technique is used to *
sections. The DSP takes the reference signals ( VDC , Vd* , Vq* ,
transform the sensed sinusoidal current iLf into domain as
and ) and feedback signals (VDC, iLf, and vAC) from SBI as
shown in Fig. 5 (a).
inputs and generates the gate signals (GS, GS1, GS2, GS3, and
Step 2: to dq transformation GS4) of SBI as explained in section III.
In this step, the sinusoidal signals (v, v) and (i, i) are TABLE I. PARAMETERS USED FOR EXPERIMENT
pre-multiplied by the transformation matrix, T as given in Parameter/Component Attributes
equation (11) below. Input Voltage (Vg) 48 V
Fundamental frequency (fO) 50 Hz
Vd v I d i
Vq = [T ].v and I q = [T ].i
Switching frequency (fS) 10 kHz
(11) Inductor (L) 850 H
Capacitor (C) 1000 F
Output Filter Inductor (Lf) 1.0 mH
sin cos Output Filter Capacitor (Cf) 10 F
where T =
cos sin AC Load (Resistive)
DC Load (Resistive)
210 , 250 W
70 , 250 W
Turns ratio of the isolation transformer (1:N) 1:5
Note that as the controller is designed for a standalone
system, the value of is generated by integration of the TABLE II. COMPONENTS USED FOR EXPERIMENT
input , as shown in Fig. 5 (a). As a result of the
transformation given in (11), these sinusoidal signals are Component Manufacturer
transformed into DC signals (Vd, Vq) and (Id, Iq) respectively. S1, S2, S3, S4 G7PH42UD (IR Corp.)
S G20B120U (IR Corp.)
Now the sensed feedback signals are in dq domain and can Da, Db 60CPF12 (Vishay Semiconductors)
be given as inputs to the AC bus voltage controller as shown Gate Driver M57959L (Mitsubishi Electric Corp.)
in Fig. 5 (a). The outputs of the AC bus voltage controller are
the modulation signals of the SBI in dq domain, i.e., Md and A. Steady state operation of the SBI
Mq. From these two DC signals in dq domain, the sinusoidal Fig. 7 shows the steady state waveforms of the SBI
modulation signal, m of SBI can be obtained using dq to 1 supplying both DC and AC loads with an input voltage, Vg =
transformation given in the equation below. 48 V. A 250 W DC load and a 250 W AC load are connected
to the DC bus and the AC bus of the SBI respectively. The
m = M d . sin + M q . cos (12) reference signals for the closed loop control system of SBI
*
The outputs of the controller (D and m) are given as are: VDC = 130 V, Vd* = 65 V, Vq* = 0 V, and = 100
inputs to the ePWM modules of DSP which are the key rad/sec. Note that the reference value for vAC is chosen such
peripherals to generate the PWM signals of SBI. In this that the AC load voltage is equal to 230 V RMS ( = 5 46 V ).
paper, the modified unipolar sine-triangle PWM technique of Table III compares the actual voltages at various nodes of the
SBI described in [12] is followed to generate the PWM SBI with their respective reference values. From Fig. 7 and
control signals for SBI. Note that, in steady state, the Table III, it is clear that the actual voltages are matching well
amplitude and frequency of the AC output voltage of SBI with their respective reference signals. This confirms that the
(vAC) equals Vd* and respectively. switched boost inverter can be used as a power electronic
interface in a DC nanogrid with both DC and AC loads.
3815
Da Vsn1 L iL Vi
vL
G S1 G S3
GS GD1 S1 D1 GD3 S3 D3
GD S Db Lf iLf 1:N iAC
A
Vg
VDC
Cf vAC N.vAC AC Load
B
iC i DC G S4 G S2
GD4 S4 D4 GD2 S2 D2 Isolation
C Transformer
DC Load
GS G S1 G S4 G S3 G S2
Vd* Vq* w *
VDC VDC iLf vAC
Reference Signals for AC and DC Load voltages of SBI Sensed Feedback Signals from SBI
(a)
Vi
RG
+5V S1 D1
M57959L
Opto-isolated 47 uF 15 V
Gate Drive r IC
G S1 47 uF 10 V A
(b)
Figure 6. (a) Complete Block diagram of the experimental setup, and (b) Schematic of the gate driver circuit for switch S1 (GD1).
3816
VDC VDC
N.vAC N.vAC
iAC
iAC
(a) (b)
VDC VDC
IDC
IDC
N.vAC N.vAC
(c) (d)
Figure 8. Performance of the controller with (a) 20% step-down change in AC Load current (iAC), (b) 20% step-up change in AC Load current
(iAC), (c) 20% step-down change in DC Load current (IDC), and (d) 20% step-up change in DC Load current (IDC).
and DC loads of SBI separately, and the corresponding this paper. It is also shown that the SBI can supply both DC
experimental results are presented in Fig. 8. In all these and AC loads simultaneously from a single DC input. The
figures, the signal shown in channel 1 (orange) represents the steady state operation and mathematical analysis of the SBI
AC or DC load current (iAC or IDC). It can be observed from supplying both DC and AC loads is also given in this paper.
these figures that both the DC bus (VDC) and AC bus (vAC) This paper also presents a synchronous reference frame
voltages are maintained to be constant by the closed loop based closed loop control strategy for SBI that can regulate
controller even during a step change in either AC load or DC both DC and AC output voltages to their respective reference
load. This confirms that the DSP based closed loop control values during steady state as well as during step change in
system presented in this paper shows excellent dynamic either DC or AC load of SBI. The closed loop control
performance as well as low cross regulation of AC and DC strategy has been implemented in digital domain using
bus voltages of SBI. TMS320F28335 DSP. The steady state and dynamic
performance as well as the low cross regulation of the closed
V. CONCLUSION loop control strategy have been experimentally validated
This paper presents a structure of the DC nanogrid using using a 0.5 kW laboratory prototype of SBI supplying both
Switched Boost Inverter (SBI) as power electronic interface. DC and AC loads simultaneously from a 48 V DC input. The
The advantages of the proposed structure compared to the experimental results confirm that the SBI and its closed loop
traditional structure of the DC nanogrid are also discussed in control strategy are suitable for DC nanogrid applications.
3817
REFERENCES
[1] D. Boroyevich, I. Cvetkovic, D. Dong, R. Burgos, F. Wang, and F. C.
Lee, Future Electronic Power Distribution Systems A
contemplative view, in Proc. 12th IEEE International Conference on
Optimization of Electrical and Electronic Equipment, Basov, 2010,
pp. 1369-1380.
[2] J. Schonberger, R. Duke, and S. D. Round, DC-Bus Signalling: A
distributed control strategy for a hybrid renewable Nanogrid, IEEE
Trans. Ind. Electron., vol. 53, no. 5, pp. 1453-1460, 2006.
[3] H. Kakigano, Y. Miura, and T. Ise, Low-Voltage Bipolar-Type DC
Microgrid for Super High Quality Distribution, IEEE Trans. Power
Electron., vol. 25, no. 12, pp. 3066-3075, 2010.
[4] Santanu Mishra, Ravindranath Adda, and Avinash Joshi, Inverse
Watkins-Johnson topology based inverter, IEEE Trans. Power
Electron., vol. 27, no. 3, pp. 10661070, Mar. 2012.
[5] Santanu Mishra, Ravindranath Adda, and Avinash Joshi, Switched-
boost Inverter based on Inverse Watkins-Johnson Topology, in Proc.
3rd IEEE Energy Conversion Congress and Exposition, Phoenix,
2011, pp. 4208-4211.
[6] L. Chen, and F. Z. Peng, Dead-Time Elimination for Voltage Source
Inverters, IEEE Trans. Power Electron., vol. 23, no. 2, pp. 574580,
Mar. 2008.
[7] S. H. Hwang, and J. M. Kim, Dead-Time Compensation Method
Voltage-Fed PWM Inverter, IEEE Trans. Energy Convers., vol. 25,
no. 1, pp. 110, Mar. 2010.
[8] F. Z. Peng, Z-source inverter, IEEE Trans. Ind. Appl., vol. 39, no.
2, pp. 504510, Mar./Apr. 2003.
[9] P. C. Loh, D. Vilathgamuva, Y. S. Lai, G. Chua, and Y. Li, Pulse-
width modulation of Z-source inverters, IEEE Trans. Power
Electron., vol. 20, no. 6, pp. 1346 1355, Nov. 2005.
[10] F. Z. Peng, M. Shen, and Z. Qian, Maximum Boost Control of the Z-
Source Inverter, IEEE Trans. Power Electron., vol. 20, no. 4, pp.
833 838, July 2005.
[11] M. Shen, J. Wang, A. Joseph, F. Z. Peng, L. M. Tolbert, and D. J.
Adams, Constant boost control of the z-source inverter to minimize
current ripple and voltage stress, IEEE Trans. Ind. Appl., vol. 42, no.
3, pp. 770778, May/Jun. 2006.
[12] Ravindranath Adda, Santanu Mishra, and Avinash Joshi, A PWM
control strategy for switched boost inverter, in Proc. 3rd IEEE
Energy Conversion Congress and Exposition (ECCE), Phoenix, 2011,
pp. 42084211.
[13] U.A. Miranda, M. Aredes, and L.G.B. Rolim, A DQ Synchronous
Reference Frame Current Control for Single-Phase Converters, in
Proc. 36th IEEE Power Electron. Specialists Conf. (PESC), Recife,
2005, pp. 1377-1381.
[14] P. Rodriguez, R. Teodorescu, I. Candela, A. Timbus, M. Liserre, and
F. Blaabjerg, New positive-sequence voltage detector for grid
synchronization of power converters under faulty grid conditions, in
Proc. 37th IEEE Power Electron. Specialists Conf. (PESC), Jeju,
2006, pp. 17.
[15] M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, A new single-phase
PLL structure based on second order generalized integrator, in Proc.
37th IEEE Power Electron. Specialists Conf. (PESC), Jeju, 2006, pp.
16.
[16] D. G. Holmes and T. A. Lipo, Pulse Width Modulation for Power
Converters: Principles and Practice. Piscataway, NJ: IEEE Press,
2003.
[17] Texas Instruments, TMS320F28335 Digital Signal Controller (DSC):
Data Manual [online]. Available: http://www.ti.com/lit/ds/sprs439i/
sprs439i.pdf
3818