Вы находитесь на странице: 1из 1

MonSat:9:3018:00 RTCXRoads +919573777164

SundayCLOSED Hyderabad,TS500044 info@mtechprojects.com

HOME MTECHPROJECTS PROJECTSPLUS THESISWRITING PAPERPUBLISHING CONTACTUS SENDENQUIRY

What are you looking for? All Categories



HomeELECTRONICSVLSI/VHDL/VerilogCoreProjectsDesignandAnalysisofApproximateCompressorsforMultiplication2015

DESIGN AND ANALYSIS OF APPROXIMATE COMPRESSORS FOR MULTIPLICATION 2015



ToinquireaboutthisProject,completetheform
belowtosendarequirement.
CoreProjects February3,2017
Name
ProjectTitle:

DesignandAnalysisofApproximateCompressorsforMultiplication2015 Phone

Abstract:
Email

Inexact (or approximate) computing is an attractive paradigm for digital


processingatnanometricscales.Inexactcomputingisparticularlyinterestingfor
computer arithmetic designs. This paper deals with the analysis and design of Subject

two new approximate 42 compressors for utilization in a multiplier. These Re: Design and Analysis of Approximate Compressors for Multiplication 2015
designs rely on different features of compression, such that imprecision in
computation (as measured by the error rate and the socalled normalized error Message

distance) can meet with respect to circuitbased figures of merit of a design


(numberoftransistors,delayandpowerconsumption).Fourdifferentschemesforutilizingtheproposedapproximatecompressorsare
proposed and analyzed for a Dadda multiplier. Extensive simulation results are provided and an application of the approximate
multiplierstoimageprocessingispresented.Theresultsshowthattheproposeddesignsaccomplishsignificantreductionsinpower
dissipation,delayandtransistorcountcomparedtoanexactdesignmoreover,twooftheproposedmultiplierdesignsprovideexcellent
capabilitiesforimagemultiplicationwithrespecttoaveragenormalizederrordistanceandpeaksignaltonoiseratio(morethan50dB
fortheconsideredimageexamples).

Sharingiscaring!
I'm not a robot
reCAPTCHA
Facebook 0 Twitter 0 Google+ 0 Pinterest 0 Privacy - Terms

SEND INQUIRY

RelatedProjects:

LowPowerFPGADesignUsingMemorizationBasedApproximateComputing2016
Fieldprogrammablegatearrays(FPGAs)areincreasinglyusedasthecomputingplatformforfastandenergyefficientexecution
Facebook Friends
ofrecognition,mining,andsearchapplications.Approximatecomputingisonepromisingmethodforachieving

DesignandAnalysisofInexactFloatingPointAdders2016 MTech Projects


3,061 likes
Powerhasbecomeakeyconstraintinnanoscaleintegratedcircuitstylebecauseoftheincreasingdemandsformobile
computingandhigherintegrationdensity.Asanemergingcomputationalparadigm,aninexact

EnergyEfficientApproximateMultiplicationforDigitalSignalProcessingandClassificationApplications2015
Theneedtosupportvariousdigitalsignalprocessing(DSP)andclassificationapplicationsonenergyconstraineddeviceshas Liked
steadilygrown.Suchapplicationsoftenextensivelyperformmatrixmultiplicationsusingfixedpointarithmeticwhileexhibiting

InputBasedDynamicReconfigurationofApproximateArithmeticUnitsforVideoEncoding2016 You and 24 other friends like this


Thesphereofapproximatecomputinghasreceivedimportantattentionfromtheresearchcommunityinthepastfewyears,
particularlywithinthecontextofnumeroussignalprocessingapplications.Imageandvideo

AModifiedPartialProductGeneratorforRedundantBinaryMultipliers2016
Duetoitshighmodularityandcarryfreeaddition,aredundantbinary(RB)representationcanbeusedwhendesigninghigh
performancemultipliers.TheconventionalRBmultiplierrequiresanadditionalRBpartial

OntheAnalysisofReversibleBoothsMultiplier2015
Reversiblelogicattainstheattractionofresearchersinthelastdecademainlyduetolowpowerdissipation.Designers'
endeavorsarethuscontinuingincreatingcompletereversiblecircuitsconsistingofreversiblegates.

An_efficientfloatingpointmultiplierdesignforhighspeedapplicationsusingKaratsubaalgorithmandUrdhvaTiryagbhyam
algorithm2015
Floatingpointmultiplicationisacrucialoperationinhighpowercomputingapplicationssuchasimageprocessing,signal
processingetc.Andalsomultiplicationisthemosttimeandpowerconsumingoperation.

AnEfficientFieldProgrammableGateArrayImplementationofDoublePrecisionFloatingPointMultiplierusingVHDL2014
Floatingpointnumbersarewidelyadoptedinmanyapplicationsduetotheirdynamicrepresentationcapabilities.Basically
floatingpointnumbersareonepossiblewayofrepresentingrealnumbersinbinaryformat.Multiplying


NoTags
LISTINGID:42158949569A53A3

OTHER LINKS CONTACT LEGAL SUPPORT



BLOG
TESTIMONIALS


FAQ
CONTACT


WARRANTY
TERMS&CONDITIONS
9573777164
ABOUTUS RESOURCES SHIPPING&RETURNPOLICY 9:30am5:30pmIST
FINDADEALER EMAILUS PRIVACYPOLICY
info@mtechprojects.com
CAREERS DOWNLOADS PROJECTPOLICY

2017MTechProjects.AllRightsReserved.

Вам также может понравиться