This article has been accepted for publication in a future issue of this journal, but has not been

fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2015.2417196, IEEE Journal of Emerging and Selected Topics in Power Electronics

> JESTPE-2014-11-0336.R1 <

Parallel Operation of Modular Single-phase

Transformerless Grid-tied PV Inverters with
Common DC Bus and AC Bus
Li Zhang, Member, IEEE, Kai Sun, Member, IEEE, Yan Xing, Member, IEEE and, Jinquan Zhao,
Member, IEEE

AbstractIn order to enhance the efficiency and reliability of
dc module type PV generation systems, the single-phase
transformerless full-bridge grid-tied inverters with common dc
bus and ac bus are utilized as the dc-ac stage. The high-frequency
circulating current issue of parallel-operated single-phase
grid-tied inverters with different topologies and modulation
strategies are investigated. The conditions of high-frequency
circulating currents elimination without additional hardware
costs are revealed and presented. The analysis indicates that there
are no high-frequency circulating currents between
parallel-operated inverters with bipolar PWM. The
parallel-operated inverters with unipolar double frequency PWM
have high-frequency circulating currents, but the effects of
high-frequency circuiting currents on the fundamental
components of split-filter inductor currents can be mitigated. The
parallel-operated inverters with unipolar PWM also have
high-frequency circulating currents, but their effects on the
fundamental components of split-filter inductor currents cannot
be reduced. The single-phase transformerless full-bridge
inverters with low-leakage currents, such as H5 and Highly
Efficient and Reliable Inverter Concept (HERIC), meet the
elimination conditions of high-frequency circulating currents.
Hence, these inverters are free of high-frequency circulating
currents. A prototype of dc module type grid-tied PV generation
system is built up and experimental tests with different topologies
and PWM methods verify the analysis.
Index TermsInverter, grid-tied inverter; parallel operation;
circulating current; photovoltaic; redundancy
Manuscript received November 19, 2014; revised February 13, 2015;
accepted March 11, 2015. This work was supported in part by the National
Natural Science Foundation of China under Grant 51307096 and Grant
51177083, in part by the State Key Lab of Power Systems under Grant
SKLD14M01, Tsinghua University, China, and in part by the Fundamental
Research Funds for the Central Universities of China under Grant 2015B02314.
L. Zhang and J. Zhao are with the College of Energy and Electrical
Engineering, Hohai University, Nanjing 211100, China (e-mail:
zhanglinuaa@hhu.edu.cn; zhaojinquan@hhu.edu.cn).
K. Sun is with the State Key Lab of Power Systems, Department of Electrical
Engineering, Tsinghua University, Beijing 100084,
(sun-kai@mail.tsinghua.edu.cn)
Y. Xing is with the Jiangsu Key Laboratory of Renewable Energy
Generation and Power Conversion, Nanjing University of Aeronautics and
Astronautics, Nanjing 210016, China (e-mail: xingyan@nuaa.edu.cn)
I. INTRODUCTION
P HOTOVOLTAIC (PV) energy is one of the most important
renewable energies, and it has been widely used in large-
scale centralized PV power stations and distributed PV
generation systems. The state-of-art configurations of a
distributed PV generation system are the multi-string type, the
ac module type, and the dc module type, as shown in Fig. 1 [1].
DC output power from PV panels should be converted to ac
power before grid connection. Thus, both the dc-dc converters
and single-phase grid-tied inverters are key elements in
distributed PV generation systems [2]-[4].
Among these configurations, the multi-string type has the
lowest hardware cost, as shown in Fig. 1(a). However, PV
modules are connected in series with only one maximum power
point track (MPPT) controller, which lowers the power output
of PV arrays due to mismatching losses [5], [6]. Furthermore,
since a centralized dc-ac inverter is used, this multi-string type
features lower redundancy and scalability for grid-connected
applications. The ac module type integrates the inverter and the
PV module within one electrical device, which is also called a
micro-inverter. The ac module concept enables the optimal
operation of each PV module, as shown in Fig. 1(b), including
the module-level MPPT and the state monitoring [7], [8].
However, compared with the multi-string type and the dc
module type, the hardware cost of the ac module type is the
highest. The dc module type PV generation system is shown in
Fig. 1(c). Each PV module is interfaced with a dc-dc converter,
which is also called a dc optimizer. The outputs of all the dc-dc
converters are series connected and linked to a centralized
dc-ac inverter. The dc module type PV generation system
features some attractive merits, such as the module-level MPPT,
the module-level monitoring and low hardware cost. However,
this dc-ac conversion stage lacks redundancy as well.
Modularized architecture can increase system redundancy
through the so-called (N+1) configuration for improved
availability [9]-[13]. This allows the easy implementation of
converter power management [14]. In large-scale centralized
PV power stations, some commercial PV grid-tied inverters
China
consist of modular inverters with common dc bus and ac bus. In
these systems, there is an intelligent inverter management
control, which allows the active inverter capacity to be scaled

2168-6777 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2015.2417196, IEEE Journal of Emerging and Selected Topics in Power Electronics

> JESTPE-2014-11-0336.R1 <

Multi-String
1 phase Utility PV DC Module
PV PV connection Grid

PV PV PV

(a) Utility
Grid

PV
Utility Fig. 2. Parallel-operated inverters in the dc module type PV generation system.
Grid
1# inverter 2 # inverter
PV PV AC Module
S11 S13 S21 S23
(b)
Cdc
PV U dc
S12 S14 S22 S 24

DC Module iL11 iL21

PV
L11 L21

Utility ug
Grid
Fig. 3. Parallel-operated full-bridge inverter with one filter inductor
PV

(c) S1 S3
Fig. 1. Configurations of distributed PV generation systems. (a) Multi-string L1
U dc Cdc
type. (b) AC module type. (c) DC module type.
ug
to optimize energy efficiency under all the conditions
S2 S4 L2
automatically [15]. In distributed PV generation systems, in
order to solve the redundancy issue of the dc-ac conversion
Fig. 4. Single-phase full-bridge inverter with two split-filter inductors.
stage, similar ideas can be applied to dc module type PV
generation systems, as shown in Fig. 2.
single-phase parallel-operated inverters are not considered. For
In Fig. 2, the single-phase grid-tied inverters are distributed
three-phase parallel-operated inverters, many researches have
instead of a centralized grid-tied inverter and sharing common
been proposed to reduce the high-frequency circulating
dc bus and ac bus. Parallel-operated single-phase full-bridge
currents, focusing on the equivalent models, circulating current
grid-tied inverters with one filter inductor are shown in Fig. 3.
paths, and elimination schemes [18]-[21]. A possible solution is
When the carrier signals of these parallel-operated inverters are
to use line-frequency transformers with the same number of
unsynchronized, the shoot-through problem will occur between
inverters on the ac side, but this makes the PV system bulky and
the bridge-legs without filter inductors. Therefore, this inverter
expensive. Carrier synchronization of each inverter is also an
topology cannot be parallel operating with common dc bus and
approach to eliminate high-frequency circulating currents, but a
ac bus. The topology of a single-phase full-bridge grid-tied
communication link among grid-tied inverters is needed.
inverter with two split-filter inductors is shown in Fig. 4. This
Similar solutions can be applied to single-phase parallel-
inverter topology has the ability to avoid the shoot-through
operated inverters. However, both the paths and equivalent
problem between parallel-operated inverters. However, since
models of high-frequency circulating currents, for modular
all the inverters share the dc bus and ac bus, undesirable
parallel-operated single-phase inverters with common dc bus
high-frequency circulating currents between parallel-operated
and ac bus, have not been analyzed. Furthermore, the
inverters will occur, when the carrier signals of parallel-
elimination schemes of high-frequency circulating currents
operated inverters are unsynchronized.
have never been presented from the point of view of inverter
For single-phase parallel-operated inverters, many solutions
topology structures and modulation strategies.
have been proposed to reduce the line-frequency circulating
The contribution of this paper is to propose elimination rules
currents in standalone systems [16], [17]. In these systems, the
of high-frequency circulating currents for modular parallel-
inputs of the single-phase parallel-operated inverters are
operated single-phase grid-tied inverters with common dc bus
connected with independent dc sources. Therefore, the issues
and ac bus. This paper is organized as follows. In Section II, the
of high-frequency circulating currents between the
system configuration of conventional single-phase grid-tied

2168-6777 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2015.2417196, IEEE Journal of Emerging and Selected Topics in Power Electronics

> JESTPE-2014-11-0336.R1 <

1# inverter 2 # inverter U dc U dc

S11 S13 S21 S23

L21 L11
Cdc L22 L12 L11 L21 ug
ug
U dc L12 L22
S12 S14 S22 S 24
(a) (b)
iL11 iL12 iL21 iL22
Fig. 6. Equivalent circuits of parallel-operated inverters with bipolar PWM. (a)
Parallel Mode 1. (b) Parallel Mode 3.
L11 L12 L21 L22

ug controlled with close-loop regulators by 1# and 2# grid-tied

Fig. 5. Conventional single-phase transformerless full-bridge inverters operate
in parallel.
inverters with common dc bus and ac bus is presented at first.
The parallel operation modes of conventional single-phase
grid-tied inverters with different modulation strategies are
analyzed, and the generating mechanism of high-frequency
circulating currents is revealed. In Section III, the parallel
operation modes of transformerless single-phase grid-tied
inverters with low leakage currents are presented, and the
elimination schemes of high-frequency circulating currents are
proposed. Experimental results are presented in Section V, and
Section VI concludes the paper.
II. PARALLEL OPERATION OF CONVENTIONAL FULL BRIDGE
GRID-TIED INVERTERS
A. System Configuration
In Fig. 2, the inputs and outputs of single-phase grid-tied
inverters are sharing the dc bus and ac bus. In this system, the
line-frequency transformers of grid-tied inverters for utility
grid isolation are removed to reduce power losses and lower the
cost. The conventional single-phase transformerless full-bridge
inverter topology with two split-filter inductors is taken as an
example for analysis, as shown in Fig. 5. Udc represents the dc
bus voltage, ug represents the voltage of the utility grid. iL11, iL12,
iL21 and iL22 represent the currents of split-filter inductors, L11,
L12, L21 and L22, respectively. The positive current flowing
direction of iL11, iL12, iL21 and iL22, are defined as the direction of
arrows depicted in Fig. 5 respectively. The black point in each
inductor represents the positive pole of voltage references.
Inductor currents of each grid-tied inverter are controlled to
be in phase with the utility grid voltage. Therefore, the
fundamental component of current reference for each grid-tied
inverter should be synchronous. However, each grid-tied
inverter has its own digital signal processor (DSP) controller.
Therefore, the carrier signals of parallel-operated grid-tied
inverters are unsynchronized, since there are no
synchronization lines between DSP controllers. As a result, the
undesirable high-frequency circulating currents occur between
these parallel-operated grid-tied inverters.
To simplify the operation modes analysis of
parallel-operated inverters, the split-filter inductances in each
inverter are assumed to be the same. For example, L11=L12=La,
L21=L22=Lb. The currents of split-filter inductors, L11 and L21 are
inverter respectively.
B. Bipolar Pulse Width Modulation (PWM)
When the grid-tied inverters are operating with bipolar
PWM, and the carrier signals of parallel-operated grid-tied
inverters are unsynchronized, there are four parallel-operated
modes.
Parallel Mode 1: The power switches, S11, S14, S21, and S24
are turned ON. Parallel Mode 2: The power switches, S12, S13,
S22, and S23 are turned ON. Parallel Mode 3: The power
switches, S11, S14, S22, and S23 are turned ON. Parallel Mode 4:
The power switches, S12, S13, S21 and S24 are turned ON.
The parallel operation modes, at the positive half period of
the utility grid, are taken as the examples for analysis. The
equivalent circuits of Parallel Mode 1 and Parallel Mode 2 are
the same, and the equivalent circuits of Parallel Mode 3 and
Parallel Mode 4 are the same as well. Hence, Parallel Mode 1
and Parallel Mode 3 are taken the as examples for analysis
respectively. The equivalent circuit diagram of Parallel Mode 1
is shown in Fig. 6(a). The voltages on split-filter inductors, L11,
L12, L21, and L22, are positive. Thus, the split-filter inductor
currents, iL11, iL12, iL21 and iL22, increase in Parallel Mode 1. The
equivalent circuit diagram of Parallel Mode 3 is shown in Fig.
6(b). The voltages on split-filter inductors, L11 and L12 are
positive. While the voltages on split-filter inductors, L21, and
L22 are negative. Therefore, the split-filter inductor currents,
iL11 and iL12 increase in Parallel Mode 3. The split-filter inductor
currents, iL21 and iL22 decrease in Parallel Mode 3.
The split-filter inductor currents, iL11, iL12, iL21 and iL22, in
Parallel Mode 1 can be expressed as,
U dc ug
iL11 iL12 t1 iL increase
2La
(1)
i i U dc ug t
i increase
L21 L22 1 L
2 Lb
Similarly, the split-filter inductor currents, iL11, iL12, iL21 and
iL22, in Parallel Mode 3 can be expressed as,
U dc ug
iL11 iL12 t2 iL increase
2La
(2)
i i U dc ug t i decrease
L21 L22 2 L
2Lb
where t1 andt2 are the durations of Parallel Mode 1 and
Parallel Mode 3 respectively.
The split-filter inductor currents of a single-operated inverter

2168-6777 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2015.2417196, IEEE Journal of Emerging and Selected Topics in Power Electronics

> JESTPE-2014-11-0336.R1 <

with bipolar PWM are expressed as, L21 L22 L11

U dc ug ug
iL t iL increase U dc U dc L12
2L L11
(3)
i U dc ug t
ug
iL decrease L21
L 2L
L12 L22
freewheeling path freewheeling path
When the split-filter inductor currents are increasing, the
expressions of inductor currents, as shown in (1) and (3), are (a) (b)
the same, whether in parallel-operated inverters or in the L11 L12 L21
single-operated inverter. Similarly, when the split-filter ug
inductor currents are decreasing, the expressions of inductor L21 U dc L22
currents, as shown in (2) and (3), are the same, whether in ug
parallel-operated inverters or in the single-operated inverter. L22 L12 L11
As a result, the parallel-operated single-phase full bridge
freewheeling path freewheeling path
inverters with bipolar PWM are free of high-frequency
(c) (d)
circulating currents. Fig. 7. Equivalent circuits of Parallel Mode 2 with UDF PWM. (a) S11, S14, S21
and S23 ON. (b) S11, S14, S22 and S24 ON. (c) S11, S13, S21 and S24 ON. (d) S12, S14,
C. Bipolar Pulse Width Modulation (PWM) S21 and S24 ON
In the active power mode, the split-filter inductor currents of
the single-operated inverter with UDF PWM increase. In the U dc Lm1 ug
freewheeling mode, the split-filter inductor currents decrease. iL21 ( )t1
As the carrier signals of parallel-operated grid-tied inverters are Lp1 Lb 2 Lb
(4.2)
unsynchronized, four parallel-operated modes are defined. i ( U dc Lm1 ug ) t
Parallel Mode 1: Both of the parallel-operated gird-tied L22 Lp1 Lb 2 Lb
1

inverters are operating in the active power mode.
The equivalent circuit diagram of Parallel Mode 2(b) is
Parallel Mode 2: One of the parallel-operated grid-tied
shown in Fig. 7(b). The switches S11, S14, S22 and S24 are turned
inverters is operating in the active power mode, and the other
ON. Therefore, the 1# grid-tied inverter is operating in the
inverter is operating in the freewheeling mode.
active power mode, and the 2# grid-tied inverter is operating in
Parallel Mode 3: Both of the parallel-operated gird-tied
the freewheeling mode. The split-filter inductor currents, iL11,
inverters are operating in the freewheeling mode. The switches
iL12, iL21 and iL22 can be represented as,
S11, S13, S21, and S23 are turned ON, or the switches S12, S14, S22,
U dc ug
and S24 are turned ON. iL11 ( ) t 2
Parallel Mode 4: Both of the parallel-operated gird-tied Lp1 2 La
inverters are operating in the freewheeling mode. The switches (5.1)
i (U dc Lm1 ug )t
S11, S13, S22, and S24 are turned ON, or the switches S12, S14, S21, L12 Lp1 La 2 La
2

and S23 are turned ON.

The parallel operation modes, at the positive half period of U dc Lm1 ug
iL21 ( )t2
the utility grid, are taken as the examples for analysis. In Lp1 Lb 2 Lb
Parallel Mode 1, the switches S11, S14, S21, and S24 are turned (5.2)
ON. The equivalent circuit diagram of Parallel Mode 1 is the i (U dc Lm1 ug ) t
L22 Lp1 Lb 2 Lb
2
same as Fig. 6(a). Therefore, there is no high-frequency
circulating current between parallel-operated grid-tied where Lm1 = (La*Lb)/(2La+Lb), Lp1 = Lm1 + La. t1 is the duration
inverters with UDF PWM in Parallel Mode 1. of Parallel Mode 2(a), and t2 is the duration of Parallel Mode
In Parallel Mode 2, there are four equivalent circuits as 2(b), respectively.
shown in Fig. 7. The equivalent circuit diagram of Parallel The equivalent circuit diagram of Parallel Mode 2(c) is
Mode 2(a) is shown in Fig. 7(a). The switches S11, S14, S21 and shown in Fig. 7(c). The switches S11, S13, S21 and S24 are turned
S23 are turned ON. Therefore, the 1# grid-tied inverter is ON. Therefore, the 1# grid-tied inverter is operating in the
operating in the active power mode, and the 2# grid-tied freewheeling mode, and the 2# grid-tied inverter is operating in
inverter is operating in the freewheeling mode. The split-filter the active power mode. The split-filter inductor currents, iL11,
inductor currents, iL11, iL12, iL21 and iL22 can be represented as, iL12, iL21 and iL22 can be represented as,
U dc Lm1 ug U dc Lm2 ug
iL11 ( )t1 iL11 ( )t3
Lp1 La 2 La Lp2 La 2 La
(4.1) (6.1)
i (U dc ug )t i ( U dc Lm2 ug )t
L12 1 L12 Lp2 La 2 La
3
Lp1 2 La

2168-6777 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2015.2417196, IEEE Journal of Emerging and Selected Topics in Power Electronics

> JESTPE-2014-11-0336.R1 <

U dc Lm2 ug difference of carrier signals between parallel-operated grid-tied

iL21 ( ) t3 inverters can be defined as,
Lp2 Lb 2 Lb
(6.2)
diff c1 c2 (9)
i (U dc ug ) t
L22
Lp2 2 Lb
3
where c1 is the carrier signal phase angle of the 1# grid-tied

inverter, and c2 is the carrier signal phase angle of the 2#
The equivalent circuit diagram of Parallel Mode 2(d) is
shown in Fig. 7(d). The switches S12, S14, S21 and S24 are turned grid-tied inverter. When the phase difference diff is negative,
ON. Therefore, the 1# grid-tied inverter is operating in the the carrier phase of 1# inverter is lagging that of 2# inverter.
freewheeling mode, and the 2# grid-tied inverter is operating in When the phase difference diff is positive, the carrier phase of
the active power mode. The split-filter inductor currents, iL11, 1# inverter is leading that of 2# inverter. At the positive half
iL12, iL21 and iL22 can be represented as, period of the utility grid, when the phase difference, diff is
U dc Lm2 ug located between -90 degree and 0 degree, the equivalent circuit
iL11 ( )t4 states of parallel-operated grid-tied inverters will be produced
Lp2 La 2 La
one by one, as shown in Table II.
(7.1)
i (U dc Lm2 ug )t TABLE II. SWITCHING SEQUENCE OF PARALLEL OPERATION ( -90 DEGREE <
L12 Lp2 La 2 La
4
diff < 0 DEGREE)
Circuit diagram Switches turned ON
U dc ug
iL21 ( )t4 Fig. 7(a) S11, S14, S21 and S23
Lp2 2 Lb Fig. 8 S11, S13, S21 and S23
(7.2) Fig. 7(c) S11, S13, S21 and S24
i (U dc Lm2 ug ) t Fig. 6(a) S11, S14, S21 and S24
L22 Lp2 Lb 2 Lb
4
Fig. 7(b) S11, S14, S22 and S24
Fig. 8 S12, S14, S22 and S24
where Lm2 = (La*Lb)/(La+2Lb), Lp2 = Lm2 + Lb. t3 is the Fig. 7(d) S12, S14, S21 and S24
duration of Parallel Mode 2(c), and t4 is the duration of Fig. 6(a) S11, S14, S21 and S24
Parallel Mode 2(d), respectively.
The split-filter inductor currents of a single-operated inverter When the phase difference, diff is located between -180
with UDF PWM are expressed as, degree and -90 degree, the equivalent circuit states of
parallel-operated inverters will be produced one by one, as
U dc ug
iL t active power mode shown in Table III.
2L
(8) TABLE III. SWITCHING SEQUENCE OF PARALLEL OPERATION ( -180 DEGREE <
i ug t freewheeling mode diff < -90 DEGREE)
L 2L Circuit diagram Switches turned ON
Whether in the active power mode or in the freewheeling Fig. 6(a) S11, S14, S21 and S24
Fig. 7(c) S11, S13, S21 and S24
mode, the split-filter inductor currents of parallel-operated Fig. 9(a) S11, S13, S22 and S24
grid-tied inverters are different from that of the single-operated Fig. 7(b) S11, S14, S22 and S24
gird-tied inverter. Therefore, the high-frequency circulating Fig. 6(a) S11, S14, S21 and S24
currents occur between parallel-operated grid-tied inverters Fig. 7(d) S12, S14, S21 and S24
with UDF PWM in Parallel Mode 2. Compared with the Fig. 9(b) S12, S14, S21 and S23
Fig. 7(a) S11, S14, S21 and S23
split-filter inductor currents of the single-operated inverter with
UDF PWM, the effects of Parallel Mode 2 on the split-filter The switching sequences of, -270 degree < diff < -180
inductor currents are summarized in Table I. degree, -360 degree < diff < -270 degree, and 0 degree < diff <
TABLE I. THE EFFECTS OF PARALLEL MODE 2 ON INDUCTOR CURRENTS 360 degree, are not presented in this paper, since they are
Parallel Mode iL11 iL12 iL21 iL22
similar to those of -90 degree < diff < 0 degree and -180 degree
Mode 2(a) smaller larger smaller larger < diff < -90 degree. From Table II and Table III, four
Mode 2(b) larger smaller larger smaller equivalent circuit states of Parallel Mode 2 always appear in
Mode 2(c) smaller larger smaller larger each switching period. Parallel Mode 2(a) and Parallel Mode
Mode 2(d) larger smaller larger smaller 2(b) have the contrary effects on split-filter inductor currents.
From Table I, Parallel Mode 2(a) and Parallel Mode 2(b) Parallel Mode 2(c) and Parallel Mode 2(d) have the contrary
have the contrary effects on split-filter inductor currents. effects on split-filter inductor currents as well. Since the
Parallel Mode 2(c) and Parallel Mode 2(d) have the contrary switching frequency is much higher than the line frequency, the
effects on split-filter inductor currents as well. On the other modulation signal in each switching period can be regarded as a
hand, all the parallel-operated grid-tied inverters have phase constant value. Hence, t1 is approximately equal to t2, and
locked loop (PLL). Thus, the modulation signals of t3 is approximately equal to t4.
parallel-operated grid-tied inverters are in phase. As a result, By combining (4) and (5), the following equation can be
the switching sequence of them is the same. The phase derived.

2168-6777 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2015.2417196, IEEE Journal of Emerging and Selected Topics in Power Electronics

> JESTPE-2014-11-0336.R1 <

U dc ug L21
iL11 iL12 t1
La L11
(10)
ug
i i ug t
L21 L22
Lb
1 L12

It can be seen that the expressions of inductor currents, as L22

shown in equation (8) and equation (10), are the same, whether Fig. 8. Equivalent circuit of Parallel Mode 3 with UDF PWM.
in parallel-operated inverters or in the single-operated inverter.
Thus, the effects of high-frequency circulating currents on the U dc U dc
fundamental components of split-filter inductor currents that
generated by Parallel Mode 2(a) and Parallel Mode 2(b) can be L21 L11 L21 L11
mitigated. By combining (6) and (7), the following equation ug ug
can be derived. L22 L12 L22 L12
ug
iL11 iL12 t3 (a) (b)
La Fig. 9. Equivalent circuits of Parallel Mode 4 with UDF PWM. (a) S11, S13, S22
(11)
i i dc ug t
U and S24 ON. (b) S12, S14, S21 and S23 ON.

L21 L22
Lb
3

U dc ug
It can be seen that the expressions of inductor currents, as iL21 ( )t1
Lh 2 Lb
shown in equation (8) and equation (11), are the same, whether (13.2)
in parallel-operated inverters or in the single-operated inverter. i (U dc ug ) t
L22 1
Thus, the effects of high-frequency circulating currents on the Lh 2 Lb
fundamental components of split-filter inductor currents that
U dc ug
generated by Parallel Mode 2(c) and Parallel Mode 2(d) can be iL11 ( )t2
mitigated. Lh 2 La
(14.1)
In Parallel Mode 3, both of the parallel-operated gird-tied i (U dc ug )t
inverters are operating in the freewheeling mode. The switches L12 Lh 2 La
2

S11, S13, S21, and S23 are turned ON, or the switches S12, S14, S22,
U dc ug
and S24 are turned ON. The equivalent circuit is shown in Fig. 8. iL21 ( )t2
The split-filter inductor currents, iL11, iL12, iL21 and iL22 of this Lh 2 Lb
(14.2)
equivalent circuit are expressed as, i ( U dc ug )t
L22 Lh 2 Lb
2

ug
iL11 iL12 t where Lh = La+Lb. t1 is the duration of S11, S13, S22 and S24 ON,
2La and t2 is the duration of S12, S14, S21 and S23 ON, respectively.
(12)
i i ug t From (6), (10) and (11), the high-frequency circulating currents
L21 L22
occur in Parallel Mode 4. Compared with split-filter inductor
2Lb
currents of the single-operated inverter with UDF PWM, the
From (8) and (12), the expressions of split-inductor currents
effects of Parallel Mode 4 on the split-filter inductor currents
are the same, whether in parallel-operated inverters or in the
are summarized in Table IV.
single-operated inverter. Therefore, there is no high-frequency
circulating current between parallel-operated single-phase TABLE IV. THE EFFECTS OF PARALLEL MODE 4 ON INDUCTOR CURRENTS
grid-tied inverters with UDF PWM in Parallel Mode 3. Parallel Mode iL11 iL12 iL21 iL22
In Parallel Mode 4, there are two equivalent circuit states as Mode 4(a) smaller larger larger smaller
Mode 4(b) larger smaller smaller larger
shown in Fig. 9. One is the switches S11, S13, S22 and S24 turned
ON, and another equivalent circuit state is the switches S12, S14, From Table IV, it can be seen that Parallel Mode 4(a) and
S21 and S23 turned ON. Parallel Mode 4(b) have the contrary effects on the split-filter
The split-filter inductor currents, iL11, iL12, iL21 and iL22, are inductor currents. According to Table III, a pair of these
expressed as follows, equivalent circuit states appears in each switching period. Since
U dc ug the switching frequency is much higher than the line frequency,
iL11 ( )t1
the modulation signal in each switching period can be regarded
Lh 2La
(13.1) as a constant value. Hence, t1 is approximately equal tot2.
i ( U dc ug )t By combining (13) and (14), the following equation can be
L12 Lh 2La
1
derived.

2168-6777 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2015.2417196, IEEE Journal of Emerging and Selected Topics in Power Electronics
> JESTPE-2014-11-0336.R1 <
ug
iL11 iL12 t1
La
u
(15)
i i g t
L21 L22
Lb
1
According to (15), the effects of high-frequency circulating
currents on the fundamental components of split-filter inductor
currents that generated by Parallel Mode 4(a) and Parallel
Mode 4(b) can be mitigated.
Therefore, for parallel-operated single-phase inverters with
UDF PWM, there are high-frequency circulating currents
between parallel-operated inverters. However, the effects of
high-frequency circuiting currents on the fundamental
components of split-filter inductor currents can be mitigated.
Moreover, the circuit impedances are also benefit for
high-frequency currents suppressing. Therefore, the
conventional single-phase full-bridge grid-tied inverters with
UDF PWM can be parallel-operating with common dc bus and
ac bus.
D. Unipolar Pulse Width Modulation (PWM)
The grid-tied inverter that shown in Fig. 3(b) is taken as an
example. By employing the unipolar PWM, the switches, S1
and S3 are switching with line frequency. The switches, S2 and
S4 are switching with high frequency. As the carrier signals in
parallel-operated grid-tied inverters are unsynchronized, three
parallel-operated modes are defined.
Parallel Mode 1: Both of the parallel-operated gird-tied
inverters are operating in the active power mode.
Parallel Mode 2: One of the parallel-operated grid-tied
inverters is operating in the active power mode, and the other
inverter is operating in the freewheeling mode.
Parallel Mode 3: Both of the parallel-operated gird-tied
inverters are operating in the freewheeling mode.
The parallel operation modes, at the positive half period of
the utility grid, are taken as the examples for analysis. In
Parallel Mode 1, the switches S11, S14, S21, and S24 are turned
ON. The equivalent circuit diagram of Parallel Mode 1 is the
same as Fig. 6(a). In Parallel Mode 3, the switches S11, S13, S21,
and S23 are turned ON. The equivalent circuit diagram of
Parallel Mode 3 is the same as Fig. 8. Thus, there are no
high-frequency circulating currents between parallel-operated
single-phase grid-tied inverters both in Parallel Mode 1 and
Parallel Mode 3.
In Parallel Mode 2, there are two equivalent circuit states as
shown in Table V.
TABLE V. EQUIVALENT CIRCUIT STATES OF THE PARALLEL MODE 2 WITH
UNIPOLAR PWM
Parallel Mode Circuit diagram Switches turned ON
Mode 2(a) Fig. 7(a) S11, S14, S21 and S23
Mode 2(b) Fig. 7(c) S11, S13, S21 and S24
In Parallel Mode 2(a), the expressions of split-filter inductor
currents, iL11, iL12, iL21 and iL22, are the same as (4). In Parallel
Mode 2(b), the expressions of split-filter inductor currents, iL11,
iL12, iL21 and iL22, are the same as (6). Based on (4) and (6), the
effects of high-frequency circuiting currents on the fundament-
2168-6777 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
ug
iL11
iL12
iL22
t : 20ms/div
ug (100 V/ div) iL11 , iL12 , iL22 (5 A/ div)
Fig. 10. Experimental results of parallel-operated single-phase inverters with
unipolar PWM.
L21 L22
U dc L11
ug
L12
freewheeling path
Fig. 11. The Equivalent circuit in freewheeling mode.
al components of split-filter inductor currents cannot be
mitigated in each switching period, although the t1 is equal to
the t3. Therefore, the fundamental components of two
split-inductor currents in one grid-tied inverter are not equal
with each other. The experimental results of the single-phase
grid-tied inverters with unipolar PWM in parallel operation are
shown in Fig. 10.
From Fig. 10, it can be seen that the fundamental
components of uncontrolled currents, iL12 and iL22, are distorted.
Thus, the parallel-operated inverters with unipolar PWM
cannot be connected with common dc bus and ac bus.
III. TRANSFORMERLESS FULL BRIDGE GRID-TIED INVERTERS
IN PARALLEL OPERATION
A. Conditions of Circulating Currents Elimination
Based on the analysis above, one condition of
high-frequency circulating currents elimination is to employ
conventional single-phase full bridge inverters with bipolar
PWM.
On the other hand, both the freewheeling paths of
conventional inverters with unipolar and conventional inverters
with UDF are connected with the dc bus. Therefore, when one
of the parallel-operated grid-tied inverters is operating in the
active power mode, and the other parallel-operated grid-tied
inverter is operating in the freewheeling mode, high-frequency
circulating currents between parallel-operated grid-tied
inverters will occur. The equivalent circuit in Fig. 7(a) is taken
as an example for analysis. If the freewheeling current path of
parallel-operated inverters is disconnected from the dc bus as
shown in Fig. 11, the split-filter inductor currents, iL11, iL12, iL21
and iL22 can be represented as,
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2015.2417196, IEEE Journal of Emerging and Selected Topics in Power Electronics

> JESTPE-2014-11-0336.R1 <

U dc ug
iL11 iL12 t1
2La S5 S1 S3
(16) U PV L1
i i ug t Cdc
L21 L22 1 PV ug
2Lb
Compared with (8) and (16), it can be seen that there is no S2 S4 L2
high-frequency circulating currents between parallel-operated
grid-tied inverters. Therefore, disconnecting freewheeling path (a)
from the dc bus is another condition of high-frequency
S1 S3
circulating currents elimination from the point of view of U PV L1
inverter topology type. Cdc
S5
PV ug
B. Transformerless Full-bridge Inverters with Low Leakage S6
Currents in Parallel Operation S4
L2
S2
Conventional single-phase full-bridge inverters with
(b)
unipolar PWM (as shown in Fig. 5) have the issue of leakage
Fig. 12. Two classic topologies of transformerless full-bridge inverters with low
currents when the transformer is removed [22]-[25]. The leakage currents. (a). H5. (b) HEIRC.
leakage currents lead to serious safety risks and radiated
interferences. Therefore, they must be limited within a 1# inverter 2 # inverter
reasonable range [26]. Two solutions have been proposed to
solve this problem. One solution is to connect the negative S15 S 25
terminal of PV panel with the neutral line of the utility grid S11 S13 S 21 S 23
directly, such as the Karschny inverter derived from buck-boost Cdc
U dc
converter, and the inverters derived from virtual dc bus concept.
The common mode voltage is kept at constant by these S12 S14 S 22 S 24
full-bridge topologies with unipolar modulation methods.
iL11 iL12 iL21 iL22
Another solution is to disconnect the DC and AC sides of the
full-bridge inverter during the freewheeling operation. Various L11 L12 L21 L22
topologies have been developed and investigated by this way to
maintain the common mode voltage constant, such as the H5 ug
topology [27], the Highly Efficient and Reliable Inverter Fig. 13. H5 transformerless full-bridge inverters in parallel operation.
Concept (HERIC) topology [28], and the H6-type topology
[29], etc. Both the H5 topology and HERIC topology are shown DS25 DS15
in Fig. 12, and they meet the presented condition of circulating U dc 0.5U dc 0.5U dc U dc
currents elimination.
L11 L21 L11 L21
The H5 grid-tied inverters in parallel operation are shown in ug ug U dc
U dc
Fig. 13. The black point in each inductor represents the positive L12 L22 L12 L22
direction of voltage references.
As the carrier signals of parallel-operated H5 grid-tied (a) (b)
Fig. 14. Equivalent circuit of parallel-operated H5 inverters. (a) S11, S14, S15, S21
inverters are unsynchronized, three parallel-operated modes are
and S23 ON. (b) S11, S14, S15, S21 and S23 ON.
defined.
Parallel Mode 1: Both of the parallel-operated gird-tied Therefore, there are no high-frequency circulating currents
inverters are operating in the active power mode. between parallel-operated H5 inverters in Parallel Mode 1 and
Parallel Mode 2: One of the parallel-operated grid-tied Parallel Mode 3.
inverters is operating in the active power mode, and the other The parallel operation modes, at the positive half period of
parallel-operated grid-tied inverter is operating in the the utility grid, are taken as the examples for analysis. In
freewheeling mode. Parallel Mode 1, the switches S11, S14, S15, S21, S24 and S25 are
Parallel Mode 3: Both of the parallel-operated gird-tied turned ON. The equivalent circuit diagram is the same as Fig.
inverters are operating in the freewheeling mode. 6(a). In Parallel Mode 3, the switches S11, S13, S21, and S23 are
The parallel operation modes, at the positive half period of turned ON. The equivalent circuit diagram is the same as Fig. 8.
the utility grid, are taken as the examples for analysis. In Therefore, there are no high-frequency circulating currents
Parallel Mode 1, the switches S11, S14, S15, S21, S24 and S25 are between parallel-operated H5 inverters in Parallel Mode 1 and
turned ON. The equivalent circuit diagram is the same as Fig. Parallel Mode 3.
6(a). In Parallel Mode 3, the switches S11, S13, S21, and S23 are In Parallel Mode2, there are two equivalent circuit states.
turned ON. The equivalent circuit diagram is the same as Fig. 8.

2168-6777 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2015.2417196, IEEE Journal of Emerging and Selected Topics in Power Electronics

> JESTPE-2014-11-0336.R1 <

TABLE VI COMPARISON OF PARALLEL INVERTERS WITH DIFFERENT TOPOLOGIES AND MODULATION STRATEGIES
Topology Conventional full bridge H5
PWM strategy Unipolar UDF Bipolar Unipolar
Connected with dc Connected with dc bus no freewheeling Disconnected with dc bus
Freewheeling path
bus
Circulating current Yes Yes No No
Leakage current Large Large Lowest Small
Hardware cost Low Lowest High Low

The switches S11, S14, S15, S21 and S23 are turned ON, and the
equi-valent circuit is shown in Fig. 14(a). The switches S11, S13,
S21, S24 and S25 are turned ON, and the equivalent circuit is
shown in Fig. 14(b).
From Fig. 14(a), it can be seen that the freewheeling path of
2# inverter is disconnected with the dc bus through the diode
DS25. The split-filter inductor currents, iL11, iL12, iL21 and iL22 of
this equivalent circuit are expressed as,
U dc ug
iL11 iL12 t
2La
(17)
i i ug t
L21 L22
2Lb
From Fig. 14(b), it can be seen that the freewheeling path of
1# inverter is disconnected with the dc bus through the diode
DS15. The split-filter inductor currents, iL11, iL12, iL21 and iL22 of
this equivalent circuit are expressed as,
ug
iL11 iL12 t of each grid-tied inverter is 500W. The other parameters of
2La
(18)
i i U dc ug t
L21 L22
2Lb
As a result, there are no high-frequency circulating currents
between parallel-operated H5 inverters with unipolar PWM in
Parallel Mode 2.
C. Comparison of Parallel Inverters with Different Topologies
and Modulations
Based on the analysis above, the high-frequency circulating
current, leakage current, and hardware cost comparison of full
bridge inverters with different topologies and PWM strategies
are presented in Table VI. For conventional full bridge
inverters with different PWM schemes, the hardware cost is
dependent on the value of their filter inductors. Under the same
values of the output rated power, the switching frequency and
the inductor current ripple, the filter inductance of the full
bridge bipolar inverter is twice as much as that of the full bridge
unipolar inverter. The filter inductance of the full bridge
unipolar inverter is twice as much as that of the full bridge UDF
inverter. Therefore, the full bridge UDF inverter has the lowest
hardware cost, and the full bridge bipolar inverter has the
highest hardware cost.
IV. EXPERIMENTAL RESULTS
In order to validate the theoretical analysis, experiments
have been carried out on a prototype. The prototype consists of
two single-phase full bridge grid-tied inverters, which shares
1# DSP 2 # DSP
1# Inverter 2 # Inverter
DC Input AC Output
Fig. 15. The photograph of the experimental setup.
common dc bus and ac bus as shown in Fig. 2. The photograph
of the experimental setup is shown in Fig. 15. The input of the
dc bus is a DC power source to emulate series-connected dc-dc
converters. The control circuit of each grid-tied inverter is
realized based on a DSP chip TMS320F2808. The power rating
grid-tied inverters are listed in Table VII.
TABLE VII PARAMETERS OF GRID-TIED INVERTERS
Parameter Value
dc bus voltage Udc 190V
Grid voltage ug 110V
Grid frequency 50Hz
Switching frequency 20kHz
Input Capacitance Cdc 940uF
Filter inductor L11, L12 2.5mH
Filter inductor L21, L22 3mH
The experiment results are shown from Fig. 16 to Fig. 18.
iL11 represents the split-filter inductor current of 1# inverter. iL21
and iL22 are the split-filter inductor currents of 2# inverter. The
positive current flowing direction of iL11, iL21 and iL22, are
defined as the direction of arrows depicted in Fig. 5
respectively. uAB1 is the differential mode (DM) voltage of 1#
inverter. The output power of 1# inverter is 500W, while the
output power of 2# inverter is 300W.
From Fig. 16(a), it can be seen that the output voltage uAB1
has two levels as Udc and Udc, which indicates that the
full-bridge grid-tied inverter employs bipolar PWM as the
modulation strategy. The split-filter inductor currents of 2#
inverter, iL21 and iL22, are equal with each other. From Fig. 16(b),
it can be seen that the carrier signals of parallel-operated
inverters are unsynchronized, and the high-frequency inductor
currents are not distorted. Thus, there are no high-frequency
circulating currents. As a result, the single-phase full-bridge
grid-tied inverters with bipolar PWM can be parallel-operating
with common dc bus and ac bus.

2168-6777 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2015.2417196, IEEE Journal of Emerging and Selected Topics in Power Electronics

> JESTPE-2014-11-0336.R1 <

iL11 iL11

iL21 iL21

iL22 iL22
uAB1 uAB1

t : 20ms/div t : 20ms/div
uAB1 (400V/div) iL11 , iL21 , iL22 (10A/div) uAB1 (400V/div) iL11 , iL21 , iL22 (10A/div)
(a) (a)
t : 80us/div
iL11
iL11
iL21
iL21

iL22
uAB1 iL22
uAB1

t :100us/div
uAB1 (400V/div) iL11 , iL21 , iL22 (2A/div) uAB1 (400V/div) iL11 , iL21 , iL22 (2A/div)
(b) (b)
Fig. 16. Experimental waveforms of parallel-operated conventional full-bridge Fig. 17. Experimental waveforms of parallel-operated conventional full-bridge
inverters with bipolar PWM. inverters with UDF PWM.

Fig. 17 shows the waveforms of conventional parallel- iL11

operated single-phase full-bridge grid-tied inverters with UDF
PWM. It can be seen that the output voltage uAB1 has three
levels as Udc, 0, and Udc. The frequency of uAB1 is twice as iL21
much as that of the split-filter inductor currents, iL11, iL21, and
iL22, which indicates that the inverter employs UDF PWM as iL22
the modulation strategy. As the carrier signals of
uAB1
parallel-operated single-phase grid-tied inverters are
unsynchronized, there are high-frequency circulating currents
t : 20ms/div
between parallel-operated inverters. However, the fundamental
uAB1 (400V/div) iL11 , iL21 , iL22 (10A/div)
components of split-filter inductor currents are not distorted.
(a)
That means the effects of high-frequency circuiting currents on
the fundamental components of split-filter inductor currents are
mitigated. Hence, the single-phase full-bridge inverters with iL11
UDF PWM can be parallel-operating with common dc bus and
ac bus. iL21
Fig. 18 shows the waveforms of parallel-connected H5
inverters with unipolar PWM. It can be seen that the output iL22
voltage uAB1 has three levels as Udc, 0, and Udc, and the
frequency of uAB1 is the same as that of split-filter inductor
currents, iL11, iL21, and iL22, which indicates that the H5 inverter uAB1 t : 80us/div
employs unipolar PWM as the modulation strategy. Although uAB1 (400V/div) iL11 , iL21 , iL22 (2A/div)
the carrier signals of parallel-operated H5 inverters are
(b)
unsynchronized, the high-frequency inductor currents are not Fig. 18. Experimental waveforms of parallel-operated H5 inverters with
distorted. Thus, there are no high-frequency circulating unipolar PWM.
currents between parallel-operated H5 inverters. The split-filter
inductor currents in one grid-tied inverter are equal to each V. CONCLUSION
other, iL21 = iL22, which also indicates iL11 = iL12. As a result, the
To improve both the efficiency and reliability, the modular
H5 single-phase full-bridge inverters with unipolar PWM can
single-phase transformerless full-bridge grid-tied inverters
be parallel-operating with common dc bus and ac bus.

2168-6777 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2015.2417196, IEEE Journal of Emerging and Selected Topics in Power Electronics
> JESTPE-2014-11-0336.R1 <
with common dc bus and ac bus are employed as the dc-ac stage
in dc module type PV generation systems. The high-frequency
circulating current of parallel-operated inverters with different
topologies and PWM strategies are analyzed, and the
conditions of high-frequency circulating currents elimination
are derived and presented. Experimental results demonstrate
the following.
(1) There are no high-frequency circulating currents between
parallel-operated single-phase full-bridge inverters with
bipolar PWM, and they can be used the dc-ac stage in the dc
module type PV generation system. The parallel-operated
inverters with UDF PWM have high-frequency circulating
currents, but the effects of high-frequency circuiting currents
on fundamental components of split-filter inductor currents can
be mitigated. In this way, the single-phase full-bridge inverters
with UDF PWM can be used in parallel. The parallel-operated
inverters with unipolar PWM also have high-frequency
circulating currents, and the effects of high-frequency
circuiting currents on the fundamental components of
split-filter inductor currents can not be reduced. Therefore,
these inverters cannot be operated in parallel with common dc
bus and ac bus.
(2) The single-phase transformerless full-bridge inverters
with low-leakage currents, such as H5 topology, meet the
elimination conditions of high-frequency circulating currents.
As a result, there are no high-frequency circulating currents
between parallel-operated single-phase transformerless
full-bridge inverters with low-leakage currents.
(3) Conventional full-bridge inverters have lower hardware
costs than transformerless full-bridge inverters with
low-leakage currents. For this reason, when the dc-dc converter
with high-frequency transformer isolation is used as the dc
module type PV generation systems, the conventional
full-bridge inverters with UDF PWM can be used in the dc-ac
stage. When the non-isolated dc-dc converters are used, the
transformerless full-bridge inverters with low-leakage currents,
such as H5 and HERIC, are recommended as the dc-ac stage.
REFERENCES
[1] S. B. Kjaer, J. K. Pederson, and F. Blaabjerg, A review of single-phase
grid-connected inverters for photovoltaic modules, IEEE Trans. Ind.
Appl., vol. 41, no. 5, pp. 1292-1306, Sep/Oct. 2005.
[2] D. Chen, J. Zhang, and Z. Qian, An improved repetitive control scheme
for grid-connected inverter with frequency-adaptive capability, IEEE
Trans. Ind. Electron., vol. 60, no. 2, pp. 814-823, Feb. 2013.
[3] A. Darwish, D. Holliday, S. Ahmed, A. M. Massoud, and B. W. Williams,
A single-stage three-phase inverter based on cuk converters for PV
applications, IEEE J. Emerg. Sel. Top. Power Electron., vol. 2, no. 4, pp.
797-807, Dec. 2014.
[4] X. Wang, C. Bao, X. Ruan, W. Li, and D. Pan, Design considerations of
digitally controlled LCL-filtered inverter with capacitor-current-feedback
active damping, IEEE J. Emerg. Sel. Top. Power Electron., vol. 2, no. 4,
pp. 972-983, Dec. 2014.
[5] C. Schaef, and J. T. Stauth, Multilevel power point tracking for partial
power processing photovoltaic converters, IEEE J. Emerg. Sel. Top.
Power Electron., vol. 2, no. 4, pp. 859-869, Dec. 2014.
[6] P. Mazumdar, P. N. Enjeti, and R. S. Balog, Analysis and design of smart
PV modules, IEEE J. Emerg. Sel. Top. Power Electron., vol. 2, no. 3, pp.
451-459, Sep. 2013.
2168-6777 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
[7] H. Koizumi, T. Mizuno, T. Kaito, Y. Noda, N. Goshima, M. Kawasaki, K.
Nagasaka, and K. Kurokawa, A novel microcontroller for grid-connected
photovoltaic systems, IEEE Trans. Ind. Electron., vol. 53, no. 6, pp.
1889-1897, Dec. 2006.
[8] Q. Li, and P. Wolfs, A review of the single phase photovoltaic module
integrated converter topologies with three different dc link configuration,
IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1320-1333, May. 2008.
[9] A. Cid-Pastor, L. Martinez-Salamero, C. Alonso, R. Leyva, and S. Singer,
Paralleling dc-dc switching converters by means of power gyrators,
IEEE Trans. Power Electron., vol. 22, no. 11, pp. 2444-2453, Nov. 2007.
[10] A. Costabeber, P. Mattavelli, and S. Saggini, Digital time-optimal phase
shedding in multiphase buck converters, IEEE Trans. Power Electron.,
vol. 25, no. 9, pp. 22422247, Sep. 2010.
[11] Y. Huang, C. K. Tse, and X. Ruan, General control considerations for
input-series connected dc-dc converters, IEEE Trans. Circuits Syst. Regul.
Pap., vol. 56, no. 6, pp. 1286-1296, Jun. 2009.
[12] W. Chen, K. Zhuang, X. Ruan, A input-series and
output-parallel-operated inverter system for high-input-voltage
applications, IEEE Trans. Power Electron., vol. 24, no. 9, pp. 2127-2137,
Sep. 2009.
[13] T. Fang, X. Ruan, and C. K. Tse, Control strategy to achieve input and
output voltage sharing for input-series-output -series-connected inverter
systems, IEEE Trans. Power Electron., vol. 25, no. 6, pp. 15851596, Jun.
2010.
[14] C. Wang, M. Xu, F. C. Lee, and Z. Luo, Light load efficiency
improvement for multi-channel PFC, in Proc. IEEE Power Electron. Spec.
Conf. (PESC), 2008, pp. 4080-4085.
[15] L. Zhang, K. Sun, H. Hu, and Y. Xing, A system-level control strategy of
photovoltaic grid-tied generation systems for European efficiency
enhancement, IEEE Trans. Power Electron., vol. 29, no. 7, pp. 3445-3453,
July. 2014.
[16] T. B. Lazzarin, Guilherme A. T. Bauer, and I. Barbi, A control strategy
for parallel operation of single-phase voltage source inverters: analysis,
design and experimental results, IEEE Trans. Ind. Electron., vol. 60, no. 6,
pp. 2194-2204, Jun. 2013.
[17] J. M. Guerrero, L. Hang, and J. Uceda, Control of distributed
uninterruptible power supply system, IEEE Trans. Ind. Electron., vol. 55,
no. 8, pp. 2845-2859, Aug. 2008.
[18] M. Borrega, L. Marroyo, R. Gonzalez, J. Balda, and J. L. Agorreta,
Modeling and control of a Master-Slave PV inverters with n-paralleled
inverters and three-phase three-limb inductors, IEEE Trans. Power
Electron., vol. 28, no. 6, pp. 2842-2855, Jun. 2013.
[19] Z. Shao, X. Zhang, F. Wang, and R. Cao, Modeling and elimination of
zero-sequence circulating currents in parallel three-level T-type
grid-connected inverters, IEEE Trans. Power Electron., vol. 30, no. 2, pp.
1050-1063, Feb. 2015.
[20] D. Zhang, F. Wang, R. Burgos, and D. Boroyevich, Common-mode
circulating current control of paralleled interleaved three-phase two-level
voltage-source converters with discontinuous space-vector modulation,
IEEE Trans. Power Electron., vol. 26, no. 12, pp. 3925-3935, Dec. 2011.
[21] D. Zhang, F. Wang, R. Burgos, and D. Boroyevich, Total flux
minimization control for integrated inter-phase inductors in paralleled,
interleaved three-phase two-level voltage-source converters with
discontinuous space-vector modulation, IEEE Trans. Power Electron.,
vol. 27, no. 4, pp. 1679-1688, Apr. 2012.
[22] B. Yang, W. Li, Y. Gu, W. Cui, X. He, Improved transformerless inverter
with common-mode leakage current elimination for a photovoltaic
grid-connected power system, IEEE Trans. Power Electron., vol. 27, no.2,
pp. 752 - 762, Feb. 2012.
[23] Y. Gu, W. Li, Y. Zhao, B. Yang, C. Li, and X. He, Transformerless
inverter with virtual DC bus concept for cost-effective grid-connected PV
power systems, IEEE Trans. Power Electron., vol. 28, no. 2, pp. 793-805,
Feb. 2012.
[24] H. Xiao, S. Xie, Leakage current analytical model and application in
single-phase transformerless photovoltaic grid-connected inverter, IEEE
Trans. Electromagn Compat., vol. 52, no. 4, pp. 902913, Nov. 2010.
[25] J. Shang, Y. W. Li, N. Zargari, and G. Cheng, PWM Strategies for
Common-Mode Voltage Reduction in Current Source Drives, IEEE
Trans. Power Electron, vol. 29, no. 10, pp. 5431-5445, Oct. 2014.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI
10.1109/JESTPE.2015.2417196, IEEE Journal of Emerging and Selected Topics in Power Electronics

> JESTPE-2014-11-0336.R1 <

[26] VDE-AR-N 4105: Power generation systems connected to the

low-voltage distribution network Technical minimum requirements for
the connection to and parallel operation with low-voltage distribution Jinquan Zhao (M06) received the B.E. and Ph.D.
networks. DIN_VDE Normo, 2011-08. degrees in electrical engineering from Shanghai
[27] M. Victor, F. Greizer, S. Bremicker, and U. Hbler, Method of Jiao tong University, Shanghai, China, in 1993 and
converting a direct current voltage from a source of direct current voltage, 2000, respectively.
more specifically from a photovoltaic source of direct current voltage, into From Dec. 2000 to Sep. 2003, he was a
a alternating current voltage, U.S. Patent 7 411 802, Aug. 12, 2008. postdoctoral associate in Cornell University. From
[28] S. Heribert, S. Christoph, and K. Jurgen, Inverter for transforming a DC Jan. 2004 to Dec. 2005, he was a postdoctoral
associate in Tsinghua University, Beijing, China.
voltage into an AC current or an AC voltage, Europe Patent 1 369 985
Currently he is a professor in College of Energy and
(A2), May 13, 2003.
Electrical Engineering, Hohai University, Nanjing,
[29] W. Yu, J. Lai, H. Qian, and C. Hutchens, High-efficiency mosfet inverter
China.
with H6-type configuration for photovoltaic nonisolated ac-module His researches include voltage stability analysis
applications, IEEE Trans. Power Electron., vol. 26, no. 4, pp. 1253-1260, and control, OPF and its applications.
Apr. 2011.

Li Zhang (S11-M13) received the B.E. and Ph.D.

degrees in electrical engineering from Nanjing
University of Aeronautics and Astronautics
(NUAA), Nanjing, China, in 2007, and 2012,
respectively.
From Oct. 2012 to Sep. 2014, he was a Post-
doctoral Research Fellow with the Department of
Electrical Engineering, Tsinghua University,
Beijing, China. In 2014, he joined the faculty of
Electrical Engineering, Hohai University, Nanjing,
China, and is currently an Associate Professor.
His main research interests are topology, control
of dc-ac converter and distributed generation
technology. Dr. Zhang received the IEEE TRANSACTIONS ON POWER
ELECTRONICS' Outstanding Reviewer Award in 2014

Kai Sun (M12) received the B.E., M.E., and Ph.D.

degrees in electrical engineering all from Tsinghua
University, Beijing, China, in 2000, 2002, and
2006, respectively. In 2006, he joined the faculty of
Electrical Engineering, Tsinghua University, and is
currently an Associate Professor. From Sep. 2009
to Aug. 2010 he was a Visiting Scholar of
Electrical Engineering at Institute of Energy
Technology, Aalborg University, Denmark.
His research interests are power electronics for
renewable generation systems and microgrids,
application techniques of power devices. He is a
member of IEEE IES Renewable Energy Systems
Technical Committee and a member of IEEE PELS Technical Committee of
Sustainable Energy Systems. Dr. Sun received the Delta Young Scholar Award
in 2013.

Yan Xing (M03) was born in Shandong Province,

China, in 1964. She received the B.S. and M.S.
degrees in automation and electrical engineering
from Tsinghua University, Beijing, China, in 1985
and 1988, respectively, and the Ph.D. degree in
electrical engineering from Nanjing University of
Aeronautics and Astronautics (NUAA), Nanjing,
China, in 2000.
Since 1988, she has been with the Faculty of
Electrical Engineering, NUAA, and is currently a
professor with College of Automation Engineering,
NUAA. She has authored more than 100 technical
papers published in journals and conference proceedings and has also published
three books. Her research interests include topology and control for dc-dc and
dc-ac converters.
Dr. Xing is an Associate Editor for the IEEE TRANSACTIONS ON POWER
ELECTRONICS and JOURNAL OF POWER ELECTRONICS. She is a member of
IEEE IES Renewable Energy Systems Technical Committee.

2168-6777 (c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See
http://www.ieee.org/publications_standards/publications/rights/index.html for more information.