Вы находитесь на странице: 1из 90

SERVICE MANUAL

LED COLOR TELEVISION

MODEL: LC-50LE650U
CONTENTS
SAFETY PRECAUTION

IMPORTANT SERVICE SAFETY PRECAUTION............................................................................. 2

CHAPTER 1. SPECIFICATIONS

[1] SPECIFICATIONS ......................................................................................................................................4

[2] DIMENSIONS ..............................................................................................................................................5

CHAPTER 2. REMOVING OF MAJOR PARTS

[1] REMOVING OF MAJOR PARTS ............................................................................................................ 7

CHAPTER 3. ADJUSTMENT PROCEDURE

[1] ADJUSTMENT PROCEDURE ............................................................................................................. 21

[2] SERVICE MODE.................................................................................................................................. 30

[3] FACTORY MODE AUTOMATION BEHAVIOR.......................................................................................... 30

[4] SOFTWARE UPGRADE PROCEDURE................................................................................................... 30

CHAPTER 4. TROUBLESHOOTING TABLE

[1] TROUBLESHOOTING TABLE......................................................................................................................... 32

CHAPTER 5. MAJOR IC INFORMATIONS

[1] MAJOR IC INFORMATIONS .....................................................................................................................50

CHAPTER 6. BLOCK DIAGRAM/WIRING DIAGRAM

[1] BLOCK DIAGRAM ................................................................................................................................ 53

[2] POWER MANAGEMENT BLOCK DIAGRAM .................................................................................................... 54

[3] WIRING DIAGRAM .......................................................................................................................................... 55

CHAPTER 7. PRINTED WIRING BOARD

[1] MAIN UNIT PRINTED WIRING BOARD .......................................................................................................... 56

[2] POWER UNIT PRINTED WIRING BOARD ....................................................................................................... 58


[3] KEY UNIT PRINTED WIRING BOARD ............................................................................................................. 60

[4] IR UNIT PRINTED WIRING BOARD................................................................................................................. 60

CHAPTER 8. SCHEMATIC DIAGRAM

[1] MAIN SCHEMATIC DIAGRAM ............................................................................................................................... 61

[2] POWER SCHEMATIC DIAGRAM ......................................................................................................................... 75

[3] KEY SCHEMATIC DIAGRAM................................................................................................................................. 79

[4] IR SCHEMATIC DIAGRAM .................................................................................................................................... 80

CHAPTER 9. Parts Guide

[1]SPARE PARTS LIST .............................................................................................................................................. 81

[1] CABINET PARTS ................................................................................................................................................... 84

[2] SUPPLIED ACCESSORIES ................................................................................................................................... 86

[3] PACKING PARTS ................................................................................. 87

1
2
3
CHAPTER 1. OPERATION MANUAL
[1] SPECIFICATIONS

4
[2]DIMENSIONS
LC-50LE650U

VESA-compatible wall
TV screen size (Inches) Screw type
bracket (millimeters)(W*H)

50'' 400*200mm Metric 8*14mm

5
Setting the TV on the wall (LC-50LE650U)

6
CHAPTER 2. Removing of Major Parts
LC-50LE650U
1. Assy/Panel Removal
Notes: Please put your machine on soft material to avoid scrape panel when you
disassemble it.
Front view

Fig.1

7
Back view

Fig.2
Step1. Remove the Base Assy.
Remove the 4 screws as Fig.3 and pull out the base.

Fig.3

8
Step 2. Remove the REAR COVER Assy.
1. Remove the 24 screws, around the REAR COVER as Fig.4.
And the yellow ones (16PCS) refers to M4*6, red one (8PCS) refers to T4*10

Fig.4

2. Remove the 2 screws at the IO area as Fig.5.

Fig.5

9
3. Remove the 3 screws to release AC cable as Fig.6 .Fig.7

Fig.6&Fig7

Step3.Remove the ASSY neck support


Remove 4 screws and detach the ASSY neck support as Fig.8

Fig.8

10
Step4. Remove the Main, Power, IR board, Key Pad ASSY, and the Speakers, etc
as Fig9.

Fig.9
1. Remove the 3 screws and disconnect 7 cables .Detach the Main board ASSY
as Fig.10

Fig.10

11
2. Remove the 4 screws and 3 Cables. Detach the Power board as Fig.11.

Fig.11

12
3. Remove the 1screw and 1 cable. Detach the IR board as Fig.12.

Fig.12
4. Remove the 1 screw and 1 cable, and then slide upside with strength, Detach
the Key Pad ASSY as Fig.13.

Fig.13

13
5. Detach the Speakers as Fig.14&15.

Fig.14

Fig.15

14
6. Remove Speaker-holders (2 left ones, 2 right ones) as Fig.16&17

Fig.16&17

15
Step6. Remove panel module.
1. Detach the panel holder (13 PCS) as Fig .18&19, Slide the panel holder to detach the
direction as the arrow shows

Fig.18

Fig.19

16
Step5. Remove MAIN board/IR board/KEY board from assy ones
1. Remove main board from ASSY main board
(1) Remove 4 screws in front side and 2 screws in right IO side, as Fig.20 shows

Fig.20

(2)Turn over the ASSY main board to back side, Remove 2 screws in back side, as
Fig.21 shows

Fig.21

17
(3) Tear the side IO mylar up from ASSY main board, as Fig.22 shows

Fig.22
(4) Hold the main board to the connector side to get rid of the two semi-circle hooks,
Then lift main board up in upside to take main board from shielding, as Fig.23&24
shows

Fig.23

18
Fig.24
2. Remove IR board from ASSY IR board
Push the hook to follow the arrow direction and lift IR board up, as Fig.25 shows

Fig.25

19
3. Remove KEY board from ASSY KEY board
Lift KEY board up a little, Push KEY board to follow the arrow direction to release KEY
Board, as Fig.26 shows

Fig.26

20
CHAPTER 3. ADJUSTMENT PROCEDURE
[1]ADJUSTMENT PROCEDURE

1. Main Menu (The default value is marked in red)

Level 1 Level 2 Level 3 Level 4 Level 5 Level 6 Remark


Picture
Settings
AV Mode User/
Standard(ENEN
ERGY STAR)/
Movie/ Game/
PC/ Dynamic/
Dynamic(Fixed)
OPC Off/ On Disable when
Backlight 0~100 (100) AV mode is
Contrast 0~100 (49) Dynamic(Fixed
Brightness 0~100 (50) )
Color 0~100 (45)
Tint -50 ~ 50 (0)
Sharpness 0~20 (6)
Advanced Color Temp. Color User/Coo
Temp. l/Standar
d
ENERGY
STAR)/W
arm
R Gain 0~255
G Gain 0~255
B Gain 0~255
Reset Yes/No
Motion Off/ 120Hz
Enhancement Low/
120Hz
Medium/
120Hz
High
Active Contrast Off/ On

21
(For non PC
source only)
DI Film Mode Auto/Off
(For non PC
source only)
Digital Noise Auto/High/
Reduction (For Medium/
ATV & Low/ Off
AV/Comp only)
Digital Noise High/
Reduction (For Medium/
DTV & HDMI Low/ Off
only)
Reset Yes/No
(Only reset
current AV
mode
settings)
Audio
Settings
Treble 0~100 (50) Disable when
Bass 0~100 (50) AV mode is
Balance -50 ~ 50 (0) Dynamic(Fixed
Surround On/Off )
Reset Yes/No
(Only reset
current AV
mode
settings)
Power
Control
No Signal Enable/ Disable
Off
Power On/ Off Disable when
Saving AV mode is
Dynamic(Fixed
)
System

22
Options
View APPS
Option View Mode
Freeze
Change Audio MTS Mono/
(For TV only) Stereo/
SAP
Audio English/
Language Spanish/
French
Change CC Analog Off/ CC1/
(For TV & Closed CC2
AV/Comp only) Caption /CC3
/CC4/
TEXT1/
TEXT2/
TEXT3/
TEXT4
Digital Off/
Closed Service1/
Caption Service2/
Service3/
Service4/
Service5/
Service6
AQUOS AQUOS LINK On/Off
LINK Setup Control
Auto Power On Yes/No
Selecting
Recorder
Channel Select HDMI 1 On/Off
Key HDMI 2 On/Off
HDMI 3 On/Off
HDMI 4 On/Off
Audio Return Auto/ Off
Channel
Input Audio Setup PCM/
Terminal Dolby

23
Setting Digital/Off
PC input Auto Sync. For PC only
Fine Sync. H-Pos.
V-Pos.
Clock
Phase
Audio Select Video/
Video+
Audio
Audio Select Auto/ For HDMI only
HDMI(Digit
al)/ HDMI+
Analog
HDMI Setup HDMI Auto/
Mode Graphic/
Video
Speaker On/ Off
Caption Caption Style Default/ For TV &
setup Custom AV/Comp only
Caption Size Small/
Standard/
Large
Foreground Black/
Color White/
Green/
Blue/ Red/
Cyan/
Yellow/
Magenta
Foreground Solid/
Opacity Translucen
t/
Transpare
nt
Background Black/
Color White/
Green/
Blue/ Red/

24
Cyan/
Yellow/
Magenta
Background Solid/
Opacity Translucen
t/
Transpare
nt
Window Color Black/
White/
Green/
Blue/ Red/
Cyan/
Yellow/
Magenta
Window Opacity Solid/
Translucen
t/
Transpare
nt

Demo Connected TV
Mode Feature Demo
Initial Setup
EZ Setup
Broadcasti CH Setup Air/Cable Air/ Cable For TV only
ng Setup CH Search
CH
Memory
Favorite CH A
B
C
D
All Data Yes/No
Clear
Internet Network Setup Connectio Wired
Setup n Type /Wireless
Wireless

25
Setup
IP Setup
Country US/
Canada/
Mexico/
Others
Interactive Yes/No
Service
AQUOS
Remote Control
Language English/
Espaol/
Franais
Individaul Secret No. New For TV &
Setup Secret No. AV/Comp only
(Input Confirm
Secret No.) Secret No.
Parental CTRL V-Chip MPAA G/ PG/
PG-13/
R/
NC-17/ X/
NONE
TV TV-Y/
Guideline TV-Y7/
s TV-G/
TV-PG/
TV-14/
TV-MA/
NONE
D, L, S,
V, FV
Can. E/ C/
English C8+/ G/
Ratings PG/ 14+/
18+/
NONE
Can. E/ G/
French 8ans+/

26
Ratings 13ans+/
16ans+/
18ans+/
NONE
V-Chip(DT
V Only)
Status Yes/No
FAV APP Current Setup
Key Assign APP1
APP2
APP3
Reset Yes/No
Reset Yes/No
Information
Identificatio
n
Software Manual Update USB
Update Update
Network
Update
Auto Update No/Yes
Setting
Netflix Help OK
Deactivate Yes/No
Vudu Help Yes/No
Link
Operation
Recorder
Power
On/Off
Play from
Rec. List
Show Start
Menu
Change
Media of
Device
Link

27
Booking(
Rec. Book)
Change By AQUOS
Audio audio SP/
Output By AQUOS SP
Device
HDMI
Device
Selection
AQUOS
LINK Setup
Start
Recording
Stop
Recording

2. Display adjustment

Only adjust HDMI Mode and copy to all of input source


General set-up:
Equipment Requirements: Minolta CA-210 or Equivalent Color analyzer or
equivalent instrument.

Input Signal Type:


1. Internal full white pattern.
2. Select Picture mode to Standard mode and check the x, y data.
Input Injection Point: HDMI cable

Alignment method:
Initial Set-up:
1. Select source as INPUT 1 (HDMI 1).
2. Set AV mode as Standard.
3. Enter factory mode menu: press MENU + Numeric keys 3481 .
Alignment:
1. Press MENU key enter factory mode page.
2. Set VideoWhite Pattern to Medium.
3. Enter VideoColor Temperature adjust.

28
Color temperature adjusts:
1. Set color temperature to Cool
2. Adjust R Gain/G Gain values to meet Cool color coordinates.(Keep B Gain
set 128)
3. Adjust R Offset/G Offset values to meet Cool color coordinates.(Keep B
Offset set 128)
4. Repeat step 2, 3, 4 twice to meet Cool color coordinates specification below.
5. Set color temperature to WarmStandard then Repeat 2,3,4 step adjusting.
6. Set color temperature User mode then set all values to 128

Chromaticity Coordinate
Mode
x y
COOL 0.272 0.008 0.277 0.008
STANDARD 0.285 0.008 0.293 0.008
WARM 0.313 0.008 0.323 0.008
Customer Color Panel Native Color Temperature

Check the 16 grayscale pattern should be distinguished and color bar is correct
Note:
1. Use Minolta CA-210 for color coordinates and luminance check.
2. Before adjusting, all color analyzers (CA-210) should be coordinates with a
same reference TV set.
3. Luminance > =280 cd/m2 in the center of the screen when Brightness control at
100, Contrast control at 100, Backlight control at 100. (Test Color mode: User
mode)

29
[2] SERVICE MODE
Enter factory mode menu: press MENU + Numeric keys 3481 to enter factory
mode.

You can press RETURN key to back to normal main menu.

[3] FACTORY MODE AUTOMATION BEHAVIOR


For factory checking channels convenient, so entered factory mode will auto install
factory pre-channels to instead of users channels table, after exited Factory mode,
the pre-channels will be cleared.

[4] SOFTWARE UPGRADE PROCEDURE


1. Connect to TV USB port to upgrade the software firmware
Please follow the following steps to upgrade the firmware.

I. Turn on TV.
II. Press MENU; select InformationIdentification to check "Version"
III. Copy the correct software firmware (*.pkg) to USB disk.
Ex: Version: V1.00, copy upgrade_loader.pkg to USB disk.

30
IV. Insert the USB disk to TV USB port.

V. TV AC power off -> AC power on


VI. TV will upgrade by itself after detect the USB disk condition and the content of the
pkg file.
Note: TV's LED will flash during upgrade process
VII. After finish upgrade process, TV will reboot by itself.
VIII. Remove USB disk from TV.
IX. Press MENU, select InformationIdentification.
X. Check the software version is correct or not.

31
CHAPTER 4.TROUBLESHOOTING TABLE

[1]TROUBLE SHOOTING TABLE


The sound is not emitted from the speaker though the picture has come out.

No sound output in all models?

TEREMINAL

Is the audio signal output of pin (AN9)


NO
(AMP_SDA0), pin (AR11) (AMP_BCK), pin Check IC U2101 and its peripheral circuits.
(AP11) (AMP_LRC) and pin (AM12)
(AMP_MCK) of IC U2101 normal?
YES

Is audio signal input to pin (6) (AMP_SDA0),


pin (7) (AMP_BCK), pin (8) (AMP_LRC) NO
Check the line between IC U2101 and IC
and pin (5) (AMP_MCK) of IC U6101
U6101.
(AMP)?
YES

NO
Is MUTE circuit [YDA_MUTE] normal? Check the PD#. (R6109, Q6101, R6113, etc.)

YES

Is the audio signal output of pin (1, 2) (L-ch) NO


Check IC U6101 and its peripheral circuits.
and pin (3, 4) (R-ch) of CN6101
(AOUDIO-CONNECTOR) normal?

YES

Check Speaker Box (right and left) and wire


harness.

32
No sound (during the reception of TV broadcasting)

Does not the sound go out though the picture has come out when UHF/VHF is received?

MAIN UNIT:
Is the DIF signal output from pin (8) and pin (9) of Check the tuner and its peripheral circuits. Replace as
NO
TUNER (TU9101)? required.

YES
NO
Is the DIF signal sent to pin (AT32) and pin (AU32) Check IC U2101 its peripheral circuits.
of IC U2101?

YES
Refer to No sound output in all modes.

No sound from external input devices (1)

Does not the sound of the audio signal input to input (Component) go out?

MAIN UNIT:
v
Is the audio signal properly sent to pin (8) and NO Check the connection to CN1201 and the external
pin (10) of CN1201? input device.

YES
NO
Is the audio signal properly sent to pin (AR37) Check the line between CN1201 and IC U2101.
(AIN3_L) and pin (AT36) (AIN3_R) of IC
U2101?

YES

Refer to No sound output in all modes.

33
No sound from external input devices (2)

Does not the sound of the audio signal input to VGA go out?

MAIN UNIT:
Is the audio signal properly sent to pin (2) and pin NO Check the connection to CN1102 and the external
(3) of CN1102?
input device.
YES
NO
Is the audio signal properly sent to pin (AU35) Check the line between CN1102 and IC U2101.
(AIN0_L) and pin (AU37) (AIN0_R) of IC U2101?

YES
Refer to No sound output in all modes.

34
No sound from external input devices (3)

Does not the sound of the audio signal input to USB go out?

YES
NO
Is USB stick audio format correct? Change to correct mp3 format

MAIN YES
NO
Is the USB +5V U1301 sent to pin (1) of CN1302? Check the connection to U1301 and the external
input device.
YES
Is the USB con (CN1302) signal properly sent to NO Check the line between CN1302 and IC2101
pin (C36) (USB0_DP) and pin (C37) (USB0_DN) of
IC U2101?

YES
Refer to No sound output in all modes.

35
The audio signal is not output

No audio signal output from Headphone terminal (CN6102).

Terminal

Is audio signal output from pin (12) (OUTL) and pin YES Check the connection to HPOL(R) OUT and
(3) (OUTR) of IC U6102 to Jack (CN6102)? external devices.

No

Is the audio signal output from IC U2101 pin YES


Check the line between IC U2101 and IC U6102.
(AN34) (ALO_HP) and pin (AN35) (ARO_HP) to
pin (3) (OUTR) and pin (12) (OUTL) of IC U6102

No

Check IC U2101 and its peripheral circuits.

36
The audio signal is not output

No audio signal output from SPDIF terminal (CN1402).

Terminal

Is input source on HDMI? The SPDIF out not YES


Change input source to others (AV, TV, etc.).
support HDMI source.

No

Is the audio signal output from IC U2101 pin YES


(AR16) (SPDIF_OUT) sent to CN1402? Check the line between IC U2101 and CN1402.

No

Check IC U2102 and its peripheral circuits.

37
No picture on the display (1)

The picture doesn't appear in all modes.

Main UNIT:
Check LVDS signal output from IC U2101 or not?

YES Check IC U2101 and its peripheral control circuits.

Check signal PS_ON /BL_ON/ BL_ADJ /ID_0/ NO


ID_1/ ID_2/ LVDS_PWR_EN/LVDSVDD are Check relative components are ok or not.
normally or not.

YES
NO
Similarly, is the LVDS signal input to
LVDS FFC is checked.
connector of the panel module?

YES

Check the panel module.

38
No picture on the display (2)

Does not the picture come out when VHF/UHF is received?

Main UNIT:
Check +3.3V_TU/ +1.2V_VCCK / +1.5V_DDRV/ NO Check each power IC and peripheral
DVDD3V3/ AVDD3V3/+3V3SB is applied to Tuner components are correct or not.
and U2101 or not.

YES Check the tuner and its peripheral circuits.


NO
Is the DIF signal output from pin (8) and pin (9) of Replace as required.
TUNER(TU9101)?

YES
Is the DIF signal sent to pin (AT32) and pin (AU32) of NO
IC U2101? Check IC U2101 its peripheral circuits.

YES
Refer to The picture doesn't appear in all modes.

39
<External input (Side HDMI 1)>No picture on the display (3)

Does not the picture display when HDMI cable plugged into HDMI1?

Terminal
Is the HOT_PLUG detection function of NO Check the line between pin (AC32) of

pin (19) of HDMI terminal (CN8103) IC U2101 and CN8103.

normal?
YES
Main UNIT: Check the connection and setup with
Is TMDS signal input into pin the external HDMI devices.
HDMI2_D2+/ HDMI2_D2-,
HDMI2_D1+/ HDMI2_D1-, NO Check the line between IC U2101 and
HDMI2_D0+/ HDMI2_D0-,
HDMI2_CK+/ HDMI2_CK- of IC U2101?

YES
Refer to The picture doesn't appear in
all modes.?

40
<External input (Side HDMI 2)>No picture on the display (4)

Does not the picture display when HDMI cable plugged into HDMI2?

Terminal
NO
Is the HOT_PLUG detection function of Check the line between pin (AE32) of

pin (19) of HDMI terminal (CN8102) IC U2101 and CN8102.

normal?
YES
Check the connection and setup with
Is TMDS signal input into pin the external HDMI devices.
HDMI1_D2+/ HDMI1_D2-,
HDMI1_D1+/ HDMI1_D1-, NO
Check the line between IC U2101 and
HDMI1_D0+/ HDMI1_D0-,
HDMI1_CK+/ HDMI1_CK- of IC U2101?

YES
Refer to The picture doesn't appear in
all modes.?

41
<External input (Side_HDMI3)>No picture on the display (5)

Does not the picture display when HDMI cable plugged into HDMI 3?

Terminal
Is the HOT_PLUG detection function of NO Check the line between pin (AG32) of

pin (19) of a HDMI terminal (CN8101) IC U2101 and CN8101

normal?
YES
Check the connection and setup with
Is TMDS signal input into pin the external HDMI devices.
HDMI0_D2+/ HDMI0_D2-,
HDMI0_D1+/ HDMI0_D1-, NO Check the line between IC U2101 and
HDMI0_D0+/ HDMI0_D0-,
HDMI0_CK+/ HDMI0_CK- of IC U2101?

YES
Refer to The picture doesn't appear in
all modes.?

42
<External input (Side HDMI4)>No picture on the display (6)

Does not the picture display when HDMI cable plugged into HDMI 4?

Terminal
Is the HOT_PLUG detection function of NO Check the line between pin (AJ32) of

pin (19) of a HDMI terminal (CN8104) IC U2101 and CN8104.

normal? <External
YES
Check the connection and setup with
Is TMDS signal input into pin the external HDMI devices.
HDMI3_D2+/ HDMI3_D2-,
HDMI3_D1+/ HDMI3_D1-, NO Check the line between IC U2101 and
HDMI3_D0+/ HDMI3_D0-,
HDMI3_CK+/ HDMI3_CK- of IC U2101?

YES
Refer to The picture doesn't appear in
all modes.?

43
<External input USB>No picture on the display (7)

Does not the picture display when USB cable plugged into USB port?

NO Change to correct .jpg or .jpeg or .png or


Is USB stick video format correct?
.bmp format.

YES
Main UNIT: Check U1301 and the external input
Is the USB +5V sent to pin (1) of CN1302? NO
device.

YES
Is the USB con (CN1302) signal properly NO Check the line between CN302 and IC
sent to pin (C36) (USB0_DP) and pin
U2101.
(C37) (USB0_DN) of IC U2101?

YES
Refer to The picture doesn't appear in

44
<External input (Component)>No picture on the display (8)

Does not the picture display when RCA cable plugged into component?

Terminal
Is Component Y/Pb/Pr signal sent to pin NO Check the setting of an external input
(2)/Y, (4)/Pb, (6)/Pr of CN1201? device that connects of CN1201

YES
Main UNIT:
Is Component Y/Pb/Pr signal sent to pin NO Check the line between IC U2101 and
(AU26)/Y, (AR26)/Pb, (AP26)/Pr of IC U1201 ? CN1201.

YES
Refer to The picture doesn't appear in

45
<External input D-SUB>No picture on the display (9)

Does not the picture display when VGA cable plugged into D-SUB ?

NO Set the timing which TV is support?


Is Video format correct?

YES
Terminal
Is R/G/B/H/V signal sent to pin (1)/ VGA_R, NO Check the setting of an external input
(2)/ VGA_G, (3)/ VGA_B, (14)/ VGA_VS, device that connects of CN1101
(13)/ VGA_HS of VGA (CN1101)?

YES
Main UNIT:
Is R/G/B/H/V signal sent to pin (AR25)/ NO Check the line between IC U2101 and
VGA_RIN0, (AR24)/ VGA_GIN, (AU24)/
CN1101.
VGA_BIN, (AN25)/ HSYNC, (AM25)/ VSYNC
of IC U2101?

YES
Refer to The picture doesn't appear in

46
<External input RJ45>No picture on the display (10)

Does not the picture display when reticle cable plugged into RJ45 ?

NO Set the ETHERNET connect normal


Is ETHERNET connect correct?

YES
Terminal
Is TX+/TX-/RX+/RX- signal sent to pin (1)/ NO Check the setting of an external input
TX+, (2)/ TX-, (3)/ RX+, (6)/ RX- of RJ45 device that connects of CN1301
(CN1301)?

YES
Main UNIT:
Is TX+/TX-/RX+/RX- signal sent to pin (AT18)/ NO Check the line between IC U2101 and
TXVP_0, (AU18)/ TXVN_0, (AT17)/ RXVP_1,
CN1301.
(AU17)/ RXVN_1 of IC U2101?

YES
Refer to The picture doesn't appear in

47
WiFi function no action

Does not the picture of the WiFi module signal input to WiFi connector go out?

YES

NO
Is USB_DM0/USB_DP0R signal sent to Check the WiFi module device that
pin (36)/ USB1_DN, (38)/ USB1_DP of connects of CN5103.
WiFi module connector (CN5103)?

YES
Is USB1_DN / USB1_DP signal sent to NO
pin (D37)/ USB1_DN, (D36)/ USB1_DP Check the line between IC U2101 and
of IC U2101? CN5103.

YES

Change once new WiFi module .

48
Power unit operation check

YES
Are the power cord and harness in the NO Power cord and harness in the unit
unit connected

YES
NO
If F102 normal? Line filter unit? LX103 ,LX104 or RT101
is out of order?

YES
Does BD101 output 169V when AC NO Change a new full-wave rectifier diode to
input 120V? check the output voltage.

YES
Does the standby circuit normal? (QM104,
NO
Is the voltage of +12V applied to pin TM101, ZD102, DM103, the circuit around
11,12 ,13 of CN201? the um102 and protection circuit ect. is
checked)

YES
NO
Is +5V output as for power on/off switch Does the UM103, LM101 and the circuit
when is on? around IC UM103? Check them.

YES
NO
Is +24V output as for power on/off Does the UL101, QL101, QL102 and the
switch when is on? circuit around IC UL101? Check them.

49
CHAPTER5. MAJOR IC INFORMATIONS

[1]MAJOR IC INFORMATIONS
1.1. U2101 (MT5396)
The MediaTek MT5396MUFJ family consists of a DTV front-end demodulator, a backend decoder
and a TV controller and offers high integration for advanced applications. It integrates a high
definition video decoder, an audio decoder, a LVDS transmitter, a mini-LVDS transmitter, a
V-by-One transmitter, an EPI transmitter, and an NTSC/PAL/SECAM TV decoder with a 3D comb
filter (NTSC/PAL). The MT5396MUFJ enables consumer electronics manufacturers to build high
quality, low cost and feature-rich DTV.
World-Leading Audio/Video Technology: The MT5396MUFJ supports Full-HD MPEG1/2/4/
h.264/DiviX/VC1/RM/AVS/VP6/VP8 (option) video decoder standards, and JPEG. The
MT5396MUFJ also supports MediaTek MDDiTM de-interlace solution which can reach very
smooth picture quality for motions. A 3D comb filter added to the TV decoder recovers great details
for still pictures. The special color processing technology provides a natural, deep colors and true
studio quality video. Moreover, the MT5396MUFJ family has built-in high resolution and
high-quality audio codec.
Rich Features for High Value Products: The MT5396MUFJ family enables true single-chip
experience. It integrates high-quality HDMI1.4a, high speed VGA ADC, LVDS, mini-LVDS,
V-by-One, EPI, USB2.0 receiver, Ethernet MAC+PHY, CPU and 256K bytes L2 cache, TCON
(option), panel overdrive (option), , and ATSC/ DVB-T/ DVB-C demodulators.
All New Full-HD 120Hz Experience: The MT5396MUFJ family provides consumers with a true
Full-HD 120Hz experience. It integrates high-quality Full-HD ME/MC technology.
Key Features:
1. Worldwide multi-standard analog TV demodulator
2. ATSC/ DVB-T/DVB-C demodulators
3. True 120Hz/ Full HD
4. Powerful CPU core
5. A muti-standard video decoder
6. Rich format audio codec
7. H.264 encoder (option)
8. HDMI 1.4a receiver
9. Ethernet MAC+PHY
10. Local dimming (LED backlight) (option)
11. TCON (option)
12. Panel overdrive control (option)
13. LVDS, mini-LVDS, V-by-one, EPI
Note: All packages are lead free

50
1.2. U3201 (NT5CB64M16DP-DH)
Basic Functionality
The DDR3 SDRAM D-Die is a high-speed dynamic random access memory internally configured
as an eight-bank DRAM. The DDR3 SDRAM uses an 8n prefetch architecture to achieve high
speed operation. The 8n prefetch architecture is combined with an interface designed to transfer
two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3
SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and two
corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins. Read and write
operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue for a
burst length of eight or a chopped burst of four in a programmed sequence. Operation begins with
the registration of an Active command, which is then followed by a Read or Write command. The
address bits registered coincident with the Active command are used to select the bank and row to
be activated (BA0-BA2 select the bank; A0-A14 select the row). The address bit registered
coincident with the Read or Write command are used to select the starting column location for the
burst operation, determine if the auto precharge command is to be issued (via A10), and select
BC4 or BL8 mode on the fly (via A12) if enabled in the mode register. Prior to normal operation,
the DDR3 SDRAM must be powered up and initialized in a predefined manner. The following
sections provide detailed information covering device reset and initialization, register definition,
command descriptions and device operation.

1.3. U3102,U3101 (NT5CB128M16HP-DI)


Description
The 2Gb Double-Data-Rate-3 (DDR3(L)) H-die DRAM is double data rate architecture to achieve
high-speed operation. It is internally configured as an eight bank DRAMs. The 2Gb chip is
organized as 16Mbit x 16 I/Os x 8 bank devices. These synchronous devices achieve high speed
double-data-rate transfer rates of up to 2133 Mb/sec/pin for general applications. The chip is
designed to comply with all key DDR3(L) DRAM key features and all of the control and address
inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at
the cross point of differential clocks (CK rising and CK falling). All I/Os are synchronized with a
single ended DQS or differential DQS pair in a source synchronous fashion. These devices
operate with a single 1.5V 0.075V and 1.35V -0.067V/+0.1V power supply and are available in
BGA packages.

1.4. U6101 (YAMAHA YDA176)


Overview
YDA176 (D-507DL) is a high-performance digital audio amplifier IC that delivers up to 15W2ch,
which has a digital audio interface, and is capable of operating at a supply voltage ranging from
5V*1) to 18V. YDA176, with Yamaha original Pure Pulse Direct Speaker Drive Circuit, allows a

51
speaker to be directly connected to the output. In addition, this amplifier is insusceptible to supply
voltage fluctuation because of a feedback-type digital amplifier, and have the feature with high
power supply noise tolerance. As a result, power supply can be simplified and allowing a simple
amplifier system with less external components to be configured. YDA176 has the following
functions: gain setting function, power limit function, pop noise reduction function, over current
protection function for speaker output pins, internal over temperature protection function, under
voltage lockout, and DC detection function.

1.5. U6102 (DRV632PWR)


DESCRIPTION
The DRV632 is a 2-VRMS pop-free stereo line driver designed to allow the removal of the output
dc-blocking capacitors for reduced component count and cost. The device is ideal for single-supply
electronics where size and cost are critical design parameters. Designed using TIs patented
DirectPath technology, The DRV632 is capable of driving 2 VRMS into a 10-k load with 3.3-V
supply voltage. The device has differential inputs and uses external gain-setting resistors to
support a gain range of 1 V/V to 10 V/V, and gain can be configured individually for each
channel. Line outputs have 8-kV IEC ESD protection, requiring just a simple resistor-capacitor
ESD protection circuit. The DRV632 has built-in active-mute control for pop-free audio on/off
control. The DRV632 has an external under voltage detector that mutes the output when the
power supply is removed, ensuring a pop-free shutdown. Using the DRV632 in audio products can
reduce component count considerably compared to traditional methods of generating a 2-VRMS
output. The DRV632 does not require a power supply greater than 3.3 V to generate its 5.6-Vpp
output, nor does it require a split-rail power supply. The DRV632 integrates its own charge pump to
generate a negative supply rail that provides a clean, pop-free ground-biased 2-VRMS output.
The DRV632 is available in a 14-pin TSSOP.

52
CHAPTER 6.BLOCK DIAGRAM/WIRING DIAGRAM

[1] MAIN BOARD BLOCK DIAGRAM

DDR3 2Gb
NT5CB128M 16BP-DI

NAND FLASH
DDR3 2Gb DDR3 1Gb H27U4G8F2DTR-BC
NvRAM
NT5CB128M 16BP-DI NT5CB64M 16DP-DH 24C32

TMDS
HDMI 1 (Side)

Interface
LVD
TMDS
HDMI 2 (Side) LVDS

I2C

HDMI 3 (Side)
TMDS CMI Panel
I2C

TMDS
HDMI 4 (Side
I2C

DM/ DP
USB 1 (Side) MT5396 S/PDIF OUT
S/PDIF OUT (Dow n)
(RCA)

R+/-
I2S
Audio AMP Audio AMP
SPEAKER
Interface L+/- 10Wx2 @6ohm
MDI_TX YDA176
ETHERNET PHY MDI_RX
RMII Mode (Down)

R,G,B
VGA (Rear)
HP out (Side)
R/L OP AMP R/L
PC Audio In R/L IN
DRV632 3.5mm Phone Jack
(Rear)

CVBS
Component Y ,Pb,Pr
(Rear)
CVBS (Share)

IR/KEYPAD IR/LED
Audio In R/L IN Interface IR/KEY Pad
AV & YPbPr Share
KEYPAD
(Rear)
Tx,Rx WiFi
RS-232 (Side)
I/F

ATSC Tuner IF+/IF-,AGC


(Side) WiFi
Module

53
[2]POWER MANAGEMENT BLOCK DIA GRAM

There are 1 part circuits in Power board of this project (fig.1), Power circuits which is a single layer board,
There are 3 output in the power parts, one is interface board including USB and TV tuner et; the other is
inverter board and audio circuit.+24V output is inverter part. The system block diagram as below; the last
is panel Vcc and audio, the power is 12V.

AC EMI Rectifier Standby DC:12V/2.8A output to


INPUT filter Audio

DC:5.3V/2A output to IF BD
DC-DC DC:24V/2.43A output to Inverter

ACD ACD

(fig.1)

54
[3]WIRING DIAGRAM

55
CHAPTER 7.PRINTED WIRING DIAGRAM

[1]MAIN UNIT PRINTED WIRING BOARD

TOP :LC-50LE650U

56
BOTTOM: LC-50LE650U

57
[2]POWER UNIT PRINTED WIRING BOARD
Top Layer

58
Bottom Layer

59
[3]KEY UNIT PRINTED WIRING BOARD

[4] IR UNIT PRINTED WIRING BOARD


TOP

Bottom

60
CHAPTER 8.SCHEMATIC DIAGRAM
[1]MAIN SCHEMATIC DIAGRAM
01 System POWER

MAIN POWER INPUT (Form Power Module)


+12V +3.3VSB DVDD3V3
CN7101
TP7101
1 R7101 R7102 DVDD3V3
2 C7106 + C7101 C7102 C7103
TP7102 3
4 10u/25V 220u/25V 10u/25V 0.1u/25V R7103 DVDD3V3
5 4.7K Power ON/OFF 4.7K
6
7
PS_ON LO = > POWER_ON BL_ADJ BL Dimming
HI = > POWER_OFF R7104

C
TP7103 8 +5VSB Q7101 Q7102 10K
9
10
C7105 B R7105 4.7K
OPWRSB 13
B R7106 NC/4.7K
BL_DIMMING 13
BL_ON BL ON/OFF
Q7103 LO = >BL_ON

C
TP7104 11 PS_ON NC/0.1u/16V PMBT3904 R7108 NC/PMBT3904 C7107 10K
12 HI = > BL_OFF
TP7105 BL_ON C7104 + C7108 C7109 E B R7107 4.7K

E
13 BL_ON/OFF 13
TP7106 BL_ADJ NC/0.1u/16V
TP7107 14 10u/25V 470u/16V 0.1u/16V PMBT3904
15 4.7K R7110 100

E
15P 2.0mm 90 AC_DET AC_DET 13

+5VSB
Q7104 +5V
1 8 TP7108
C7111 R7112 C7112 2
3
S
S
D
D
7
6 C7113
AVDD1V2
0.1u/16V 1u/16V 4 S D 5 TP7109
G D 10u/10V
10K +5VMOS_G NC/QM3003S +1.2V_VCCK AVDD1V2
+5VMOS_G
R7114 C7161 C7120
C

Q7105 10K C7122


G

PS_ON R7115 4.7K B 22u/6.3V 0.1u/16V


R7158 NC/0.1u/16V
PMBT3904 +5VSB S D +5V
E

DMP3098L-7
4.7K Q7106

Stand By Power U7102 Tuner Power +3.3V


U7103 (1A) +3.3VSB
0805 FR1117-R3GTR
FR1117-R3GTR +5V 3 2 +3.3V_TU
3 2 VIN VOUT
+5VSB +3.3VSB

ADJ
VIN VOUT C7124 C7125 4
ADJ

C7127 C7128 4 C7131 C7133 PAD C7129 C7130


PAD 10u/10V 0.1u/16V TP7110
10u/10V 0.1u/16V 22u/6.3V 0.1u/16V TP7111 22u/6.3V 10u/6.3V

1
R7118 150 1% R7119 150 1%
1

R7120 R7121

Vout=1.25*(1+Rgnd/Rtop)
249 1% Vout=1.25*(1+Rgnd/Rtop) 249 1%
1.25*(1+249/150)=3.325V 1.25*(1+249/150)=3.325V

(1A) AVDD/DVDD33 SY470 3.5A


+5V U7104 L7101 TP7112 R1=R2 = 100K,
SY 8008BAAC
4 3 +3.3V_SY RT8078A 4A
Vout = 0.6 x (1 + Rup/Rdown)
IN LX
2.2uH 1.3A
DVDD3V3
R1=R2 = 51K,
Default Output Voltage:1.2V Core Power +1.2V
R7126 MAX 4A
GND

AVDD3V3
R7125 47K 1 5 C7135 APW8804 3A
EN FB C7138 C7139 +5V R1=R2 = 12K, U7105 L7104 +1.2V_VCCK
R7157 22p/50V APW8804QBI-TRG
C7136 C7137 C7140 100K 1% 22u/6.3V 0.1u/16V TP7113 10 1 +1.2V_RT +1.2V_RT_1 TP7116
2

R7155 9 PVDD NC 2 2.2uH 3.5A


10u/10V 0.1u/16V 1u/6.3V 8 PVDD LX 3 R7154 + C7164 C7170 C7171
22K 1% + C7166 C7167 C7168 7 VDD LX C7173
NC 220u/16V 22u/6.3V 0.1u/16V
R7129
22K 1% 100u/16V 10u/10V 0.1u/16V 1K 5 6 22p/50V
GND
POK

EN FB 100K 1%
Vo= 0.6 x (1+R1/R2) = 3.327V C7174
R7156
11

0.1u/16V C7175
4

NC/22p/50V 100K 1%
Vo= 0.6 x (1+R1/R2) = 1.2V

(1A) TP7115

L7102 DDR3 Power 1.5V


+5V U7101 2.2uH 1.3A
SY8008BAAC
4 3+1.5V_SY +1.5V_DDRV
IN LX
R7134 C7155 C7157 SCHEMATIC1
GND

R7133 10K 1 5 C7151 TP7114


EN FB
C7153 C7154 22u/6.3V 0.1u/16V Document Number : SIZE : APPRO BY :
C7158 22p/50V
10u/10V 0.1u/16V 91K 1% MT5396 NAFTA A3
2

0.1u/16V
TITLE :
R7137 CHECK BY :
C7160
04.System Power Input
NC/22p/50V
60.4K 1%
0.6 x (1+91K/60.4K) = 1.504V DATE : Thursday, November 22, 2012 DRAWN BY :
Rev : Micky/CY
SHEET 4 OF 18 01

61
02 HDMI Interface
HDMI port 1
(Side)
HDMI port 2
CN8103 (Side)
1 HDMI2_D2+
TMDS_D2+ 2 CN8102
20 TMDS_D2_SHIELD 3 HDMI2_D2- HDMI2_SCL TP8110 1 HDMI1_D2+
HGND TMDS_D2- 4 HDMI2_D1+ HDMI2_SDA TP8111 TMDS_D2+ 2
22 TMDS_D1+ 5 20 TMDS_D2_SHIELD 3 HDMI1_D2- AVDD3V3
HGND TMDS_D1_SHIELD 6 HDMI2_D1- HGND TMDS_D2- 4 HDMI1_D1+
TMDS_D1- 7 HDMI2_D0+ 22 TMDS_D1+ 5 HDMI1_SCL TP8107 AVDD3V3_HDMI_RX
TMDS_D0+ HGND TMDS_D1_SHIELD AVDD3V3_HDMI_RX
8 6 HDMI1_D1- HDMI1_SDA TP8108
TMDS_D0_SHIELD 9 HDMI2_D0- TMDS_D1- 7 HDMI1_D0+
TMDS_D0- 10 HDMI2_CK+ TMDS_D0+ 8 C8102 C8103 C8104
TMDS_CLK+ 11 HDMI_SCL2 TMDS_D0_SHIELD 9 HDMI1_D0-
TMDS_CLK_SHIELD 12 HDMI2_CK- HDMI_SDA2 HDMI2_5V TMDS_D0- 10 HDMI1_CK+ 0.1u/16V 0.1u/16V 0.1u/16V
TMDS_CLK- 13 CEC TMDS_CLK+ 11 HDMI_SCL1
23 CEC 14 TMDS_CLK_SHIELD 12 HDMI1_CK- HDMI_SDA1
HGND RSVD TMDS_CLK- Colse to IC pin
15 HDMI2_SCL R8140 100 R8141 47K 13 CEC
21 DDC_CLK 16 HDMI2_SDA R8142 100 R8143 47K 23 CEC 14 HDMI1_5V
HGND DDC_DAT 17 HDMI_PWR2 R8146 1K HGND RSVD 15 HDMI1_SCL R8124 100 R8125 47K AVDD1V2
DDC/CEC_GND 18 HDMI2_5V 21 DDC_CLK 16 HDMI1_SDA R8127 100 R8128 47K
+5V 19 HDMI2_HPD R8147 1K HGND DDC_DAT 17 HDMI_PWR1 R8130 1K AVDD1V2_HDMI_RX
HPD DDC/CEC_GND AVDD1V2_HDMI_RX
18 HDMI1_5V
QJ51191-TFD4-4F R8149 R8148 +5V 19 HDMI1_HPD R8165 1K
TEK:1N-001901B-MKG0 C8111 HPD C8106 C8107 C8108
TP8112 QJ51191-TFD4-4F R8134 R8133
0.1u/16V Q8104 C8109 0.1u/16V 0.1u/16V 0.1u/16V
C

100K 1% 10K TEK:1N-001901B-MKG0


B R8150 1K HDMI_HPD2 0.1u/16V Colse to IC pin

C
100K 1% Q8103 10K
PMBT3904 TP8109 B R8135 1K HDMI_HPD1
HDMI Port 3
E

PMBT3904
(Side)

E
U2101-6
CN8101 HDMI0_CK+ AH35 AB29 AVDD3V3_HDMI_RX
1 HDMI0_D2+ HDMI0_CK- AH34 HDMI_0_RX_C AVDD33_HDMI_0_RX AA29
TMDS_D2+ 2 HDMI0_D0+ AG35 HDMI_0_RX_CB AVDD33_HDMI_1_RX Y29
20 TMDS_D2_SHIELD 3 HDMI0_D2- HDMI0_D0- AG34 HDMI_0_RX_0 AVDD33_HDMI_2_RX AC29
HGND TMDS_D2- 4 HDMI0_D1+ HDMI0_D1+ AG37 HDMI_0_RX_0B AVDD33_HDMI_3_RX
22 TMDS_D1+ 5 HDMI0_SCL TP8101 HDMI0_D1- AG36 HDMI_0_RX_1
HGND TMDS_D1_SHIELD 6 HDMI0_D1- HDMI0_SDA TP8102 HDMI0_D2+ AF35 HDMI_0_RX_1B AB30
TMDS_D1- 7 HDMI0_D0+ HDMI0_D2- AF34 HDMI_0_RX_2 AVSS33_HDMI_RX_1 AD30
TMDS_D0+ 8 HDMI_0_RX_2B AVSS33_HDMI_RX_2 AF31
TMDS_D0_SHIELD 9 HDMI0_D0- AVSS33_HDMI_RX_3 AF32
TMDS_D0- 10 HDMI0_CK+ HDMI1_CK+ AE35 AVSS33_HDMI_RX_4
TMDS_CLK+ 11 HDMI_SCL0 HDMI1_CK- AE34 HDMI_1_RX_C
TMDS_CLK_SHIELD 12 HDMI0_CK- HDMI_SDA0 HDMI1_D0+ AE37 HDMI_1_RX_CB AA24
TMDS_CLK- HDMI0_5V HDMI_1_RX_0 AVDD12_HDMI_0_RX AVDD1V2_HDMI_RX
13 CEC HDMI1_D0- AE36 Y24
23 CEC 14 HDMI1_D1+ AD35 HDMI_1_RX_0B AVDD12_HDMI_1_RX W24
HGND RSVD 15 HDMI0_SCL R8101 100 R8102 47K +5VSB HDMI1_D1- AD34 HDMI_1_RX_1 AVDD12_HDMI_2_RX AB24
21 DDC_CLK 16 HDMI0_SDA R8103 100 R8104 47K HDMI1_D2+ AC35 HDMI_1_RX_1B AVDD12_HDMI_3_RX
HGND DDC_DAT 17 HDMI_PWR0 R8105 1K HDMI1_D2- AC34 HDMI_1_RX_2
DDC/CEC_GND 18 HDMI0_5V R8137 HDMI_1_RX_2B
+5V
HPD
19 HDMI0_HPD R8106 1K ARC HDMI2_CK+ AC37
QJ51191-TFD4-4F R8113 R8111 HDMI2_CK- AC36 HDMI_2_RX_C
C8101 NC/1.2K HDMI2_D0+ AB35 HDMI_2_RX_CB
HEAC+PORT1 C8110 1u/16V R8139 180 HDMI2_D0- AB34 HDMI_2_RX_0 AG31 HDMI_PWR0
HDMI_SPDIF 11 HDMI_2_RX_0B HDMI_0_PWR5V
TP8105 0.1u/16V HDMI2_D1+ AA35 AG32 HDMI_HPD0
C

100K 1% Q8101 10K R8144 R8145 HDMI2_D1- AA34 HDMI_2_RX_1 HDMI_0_HPD AG33 HDMI_SCL0
B R8115 1K HDMI_HPD0 HDMI2_D2+ AA37 HDMI_2_RX_1B HDMI_0_SCL AF33 HDMI_SDA0
HDMI2_D2- AA36 HDMI_2_RX_2 HDMI_0_SDA
PMBT3904 HDMI_2_RX_2B
100K 1% 82 AE31 HDMI_PWR1
E

HDMI3_CK+ AJ33 HDMI_1_PWR5V AE32 HDMI_HPD1


HDMI port 4 HDMI3_CK-
HDMI3_D0+
AK33
AK35
HDMI_3_RX_C
HDMI_3_RX_CB
HDMI_3_RX_0
HDMI_1_HPD
HDMI_1_SCL
HDMI_1_SDA
AE33
AD33
HDMI_SCL1
HDMI_SDA1
(Side) HDMI3_D0- AK34
HDMI3_D1+ AJ35 HDMI_3_RX_0B
HDMI3_D1- AJ34 HDMI_3_RX_1 AC31 HDMI_PWR2
HDMI3_D2+ AJ37 HDMI_3_RX_1B HDMI_2_PWR5V AC32 HDMI_HPD2
HDMI3_D2- AJ36 HDMI_3_RX_2 HDMI_2_HPD AC33 HDMI_SCL2
CN8104 HDMI_3_RX_2B HDMI_2_SCL AB33 HDMI_SDA2
1 HDMI3_D2+ HDMI_2_SDA
TMDS_D2+ 2
20 TMDS_D2_SHIELD 3 HDMI3_D2- AH31 HDMI_PWR3

22
HGND TMDS_D2-
TMDS_D1+
4
5
HDMI3_D1+
HDMI3_SCL TP8103
CEC HDMI_3_PWR5V
HDMI_3_HPD
AJ32
AH32
HDMI_HPD3
HDMI_SCL3
HGND TMDS_D1_SHIELD 6 HDMI3_D1- HDMI3_SDA TP8104 CEC HDMI_CEC AA32 HDMI_3_SCL AH33 HDMI_SDA3
TMDS_D1- 7 HDMI3_D0+ HDMI_CEC HDMI_3_SDA
TMDS_D0+ 8 MT5396MUFJ
TMDS_D0_SHIELD 9 HDMI3_D0-
TMDS_D0- 10 HDMI3_CK+
TMDS_CLK+ 11 HDMI_SCL3
TMDS_CLK_SHIELD 12 HDMI3_CK- HDMI_SDA3
TMDS_CLK- 13 CEC HDMI3_5V
23 CEC 14 HEAC+PORT1
HGND RSVD 15 HDMI3_SCL R8107 100 R8108 47K
21 DDC_CLK 16 HDMI3_SDA R8109 100 R8110 47K
HGND DDC_DAT 17 HDMI_PWR3 R8112 1K
DDC/CEC_GND 18 HDMI3_5V
+5V 19 HDMI3_HPD R8114 1K
SCHEMATIC1
HPD
QJ51191-TFD4-4F R8117 R8116 Document Number : SIZE : APPRO BY :
C8105
TP8106 MT5396 NAFTA A3
0.1u/16V
C

100K 1% Q8102 10K TITLE :


B R8118 1K HDMI_HPD3 CHECK BY :
PMBT3904
05.HDMI Interface
E

DATE : Thursday, November 22, 2012 DRAWN BY :

5 18
Rev : Micky/CY
SHEET OF 01

62
03 DDR I
U3101
(2G) U3102
(2G)
U2101-3
ARA0 F15 C19 ARDQM0 ARDQ0 E3 N3 1_A0 ARDQ16 E3 N3 2_A0
ARA1 F14 ARA0 ARDQM0 C21 ARDQS0 ARDQ1 F7 DQ0 A0 P7 1_A1 ARDQ17 F7 DQ0 A0 P7 2_A1
ARA2 A14 ARA1 ARDQS0 B21 ARDQS0# ARA10 RP3101 1 8 22x4 1_A10 ARA4 RP3102 1 8 22x4 2_A4 ARDQ2 F2 DQ1 A1 P3 1_A2 ARDQ18 F2 DQ1 A1 P3 2_A2
ARA3 B13 ARA2 ARDQS0# C23 ARDQ0 ARBA1 2 7 1_BA1 ARA12 2 7 2_A12 ARDQ3 F8 DQ2 A2 N2 1_A3 ARDQ19 F8 DQ2 A2 N2 2_A3
ARA4 E13 ARA3 ARDQ0 B17 ARDQ1 ARA12 3 6 1_A12 ARBA1 3 6 2_BA1 ARDQ4 H3 DQ3 A3 P8 1_A4 ARDQ20 H3 DQ3 A3 P8 2_A4
ARA5 F16 ARA4 ARDQ1 D23 ARDQ2 ARA4 4 5 1_A4 ARA10 4 5 2_A10 ARDQ5 H8 DQ4 A4 P2 1_A5 ARDQ21 H8 DQ4 A4 P2 2_A5
ARA6 E14 ARA5 ARDQ2 C17 ARDQ3 ARDQ6 G2 DQ5 A5 R8 1_A6 ARDQ22 G2 DQ5 A5 R8 2_A6
ARA7 B15 ARA6 ARDQ3 D24 ARDQ4 ARDQ7 H7 DQ6 A6 R2 1_A7 ARDQ23 H7 DQ6 A6 R2 2_A7
ARA8 D13 ARA7 ARDQ4 C16 ARDQ5 ARRESET RP3103 1 8 22x4 1_RREST_MEM ARRESET RP3104 1 8 22x4 2_RREST_MEM ARDQ8 D7 DQ7 A7 T8 1_A8 ARDQ24 D7 DQ7 A7 T8 2_A8
ARA9 E15 ARA8 ARDQ5 C24 ARDQ6 ARA9 2 7 1_A9 ARA9 2 7 2_A9 ARDQ9 C3 DQ8 A8 R3 1_A9 ARDQ25 C3 DQ8 A8 R3 2_A9
ARA10 F11 ARA9 ARDQ6 D15 ARDQ7 ARA13 3 6 1_A13 ARA13 3 6 2_A13 ARDQ10 C8 DQ9 A9 L7 1_A10 ARDQ26 C8 DQ9 A9 L7 2_A10
ARA11 C14 ARA10 ARDQ7 ARA7 4 5 1_A7 ARA7 4 5 2_A7 ARDQ11 C2 DQ10 A10/AP R7 1_A11 ARDQ27 C2 DQ10 A10/AP R7 2_A11
ARA12 F13 ARA11 D21 ARDQM1 ARDQ12 A7 DQ11 A11 N7 1_A12 ARDQ28 A7 DQ11 A11 N7 2_A12
ARA13 A15 ARA12 ARDQM1 B20 ARDQS1 ARDQ13 A2 DQ12 A12/BC# T3 1_A13 ARDQ29 A2 DQ12 A12/BC# T3 2_A13
ARA14 C15 ARA13 ARDQS1 C20 ARDQS1# ARA6 RP3105 1 8 22x4 1_A6 ARA11 RP3106 1 8 22x4 2_A11 ARDQ14 B8 DQ13 NC_5 T7 1_A14 ARDQ30 B8 DQ13 NC_5 T7 2_A14
ARA14 ARDQS1# A17 ARDQ8 ARA1 2 7 1_A1 ARA8 2 7 2_A8 ARDQ15 A3 DQ14 NC_6 ARDQ31 A3 DQ14 NC_6
ARBA0 A13 ARDQ8 A23 ARDQ9 ARA8 3 6 1_A8 ARA1 3 6 2_A1 DQ15 J1 DQ15 J1
ARBA1 G11 ARBA0 ARDQ9 D17 ARDQ10 ARA11 4 5 1_A11 ARA6 4 5 2_A6 NC_0 J9 NC_0 J9
ARBA2 D16 ARBA1 ARDQ10 B23 ARDQ11 ARDQS1 C7 NC_1 L1 ARDQS3 C7 NC_1 L1
ARBA2 ARDQ11 D20 ARDQ12 ARDQS1# B7 UDQS NC_2 L9 ARDQS3# B7 UDQS NC_2 L9
+1.5V_DDRV ARDQ12 UDQS# NC_3 UDQS# NC_3
A4 D22 ARDQ13 ARA14 RP3107 1 8 22x4 1_A14 RP3108 1 8 22x4 ARDQS0 F3 M7 ARDQS2 F3 M7
A25 DDRV_3 ARDQ13 D19 ARDQ14 ARRAS# 2 7 1_RAS# ARBA2 2 7 2_BA2 ARDQS0# G3 LDQS NC_4 ARDQS2# G3 LDQS NC_4
B4 DDRV_1 ARDQ14 C22 ARDQ15 ARODT 3 6 1_ODT ARA0 3 6 2_A0 ARDQM1 D3 LDQS# M2 1_BA0 ARDQM3 D3 LDQS# M2 2_BA0
B25 DDRV_12 ARDQ15 ARCAS# 4 5 1_CAS# ARA5 4 5 2_A5 ARDQM0 E7 UDM BA0 N8 1_BA1 ARDQM2 E7 UDM BA0 N8 2_BA1
C4 DDRV_10 A7 ARDQM2 LDM BA1 M3 1_BA2 LDM BA1 M3 2_BA2
C25 DDRV_15 ARDQM2 B9 ARDQS2 BA2 J7 ARCLK0 BA2 J7 ARCLK1
D5 DDRV_13 ARDQS2 A9 ARDQS2# RP3109 1 8 22x4 RP3110 1 8 22x4 A_RVREF1 M8 CK K7 ARCLK0# A_RVREF3 M8 CK K7 ARCLK1#
D25 DDRV_18 ARDQS2# C12 ARDQ16 ARBA2 2 7 1_BA2 ARRAS# 2 7 2_RAS# A_RVREF2 H1 VREFCA CK# L2 1_CS# A_RVREF4 H1 VREFCA CK# L2 2_CS#
E6 DDRV_16 ARDQ16 D6 ARDQ17 ARA0 3 6 1_A0 ARODT 3 6 2_ODT VREFDQ CS# K3 1_CAS# VREFDQ CS# K3 2_CAS#
E20 DDRV_23 ARDQ17 B12 ARDQ18 ARA5 4 5 1_A5 ARCAS# 4 5 2_CAS# CAS# K1 1_ODT CAS# K1 2_ODT
E23 DDRV_19 ARDQ18 C5 ARDQ19 ODT J3 1_RAS# ODT J3 2_RAS#
E24 DDRV_20 ARDQ19 C13 ARDQ20 RAS# L3 1_WE# RAS# L3 2_WE#
F7 DDRV_21 ARDQ20 A5 ARDQ21 ARWE# RP3111 1 8 22x4 1_WE# ARWE# RP3112 1 8 22x4 2_WE# WE# K9 1_CKE WE# K9 2_CKE
F20 DDRV_28 ARDQ21 A12 ARDQ22 ARBA0 2 7 1_BA0 ARBA0 2 7 2_BA0 CKE CKE
F23 DDRV_24 ARDQ22 B5 ARDQ23 ARA3 3 6 1_A3 ARA3 3 6 2_A3
F24 DDRV_25 ARDQ23 ARA2 4 5 1_A2 ARA2 4 5 2_A2 B1 B1
G15 DDRV_26 E10 ARDQM3 VSSQ_0 B9 VSSQ_0 B9
G18 DDRV_29 ARDQM3 C8 ARDQS3 A1 VSSQ_1 D1 A1 VSSQ_1 D1
G20 DDRV_30 ARDQS3 D8 ARDQS3# A8 VDDQ_0 VSSQ_2 D8 A8 VDDQ_0 VSSQ_2 D8
G23 DDRV_31 ARDQS3# C6 ARDQ24 ARCS# R3101 22 1_CS# ARA14 R3102 22 2_A14 C1 VDDQ_1 VSSQ_3 E2 C1 VDDQ_1 VSSQ_3 E2
G24 DDRV_32 ARDQ24 D10 ARDQ25 C9 VDDQ_2 VSSQ_4 E8 C9 VDDQ_2 VSSQ_4 E8
H10 DDRV_33 ARDQ25 D7 ARDQ26 D2 VDDQ_3 VSSQ_5 F9 D2 VDDQ_3 VSSQ_5 F9
H13 DDRV_36 ARDQ26 C11 ARDQ27 ARCKE R3103 22 1_CKE E9 VDDQ_4 VSSQ_6 G1 E9 VDDQ_4 VSSQ_6 G1
J10 DDRV_37 ARDQ27 C7 ARDQ28 F1 VDDQ_5 VSSQ_7 G9 F1 VDDQ_5 VSSQ_7 G9
DDRV_40 ARDQ28 C10 ARDQ29 H2 VDDQ_6 VSSQ_8 H2 VDDQ_6 VSSQ_8
A18 ARDQ29 B7 ARDQ30 ARCS# R3104 22 2_CS# H9 VDDQ_7 A9 H9 VDDQ_7 A9
A26 DVSS_1 ARDQ30 B10 ARDQ31 VDDQ_8 VSS_0 B3 VDDQ_8 VSS_0 B3
B18 DVSS_2 ARDQ31 B2 VSS_1 E1 B2 VSS_1 E1
DVSS_24 +1.5V_DDRV VDD_0 VSS_2 +1.5V_DDRV VDD_0 VSS_2
B26 E18 ARODT ARCKE R3105 22 2_CKE D9 G8 D9 G8
C18 DVSS_25 ARODT F17 ARRAS# G7 VDD_1 VSS_3 J2 G7 VDD_1 VSS_3 J2
C26 DVSS_26 ARRAS# E17 ARCAS# K2 VDD_2 VSS_4 J8 K2 VDD_2 VSS_4 J8
D11 DVSS_27 ARCAS# E16 ARCS# K8 VDD_3 VSS_5 M1 K8 VDD_3 VSS_5 M1
D12 DVSS_28 ARCS# D14 ARWE# +1.5V_DDRV N1 VDD_4 VSS_6 M9 N1 VDD_4 VSS_6 M9
DVSS_29 ARWE# +1.5V_DDRV VDD_5 VSS_7 VDD_5 VSS_7
D18 +1.5V_DDRV N9 P1 N9 P1
D26 DVSS_30 F18 R3106 R3107 C3103 R9 VDD_6 VSS_8 P9 R9 VDD_6 VSS_8 P9
E7 DVSS_31 ARCSX# R3108 C3101 C3102 R1 VDD_8 VSS_9 T1 R1 VDD_8 VSS_9 T1
E8 DVSS_38 B14 ARRESET 0.1u/16V 0.1u/16V VDD_7 VSS_10 T9 VDD_7 VSS_10 T9
E9 DVSS_39 ARRESET 0.1u/16V VSS_11 VSS_11
E11 DVSS_40 F10 ARCKE 1K 1% 1K 1% 1_RREST_MEM T2 2_RREST_MEM T2
E12 DVSS_32 ARCKE 220 1% A_RVREF1 A_RVREF2 A_ZQ1 L8 RESET# A_ZQ2 L8 RESET#
E19 DVSS_33 A20 ARCLK0 RVREF 1K 1% R3110 ZQ ZQ
E21 DVSS_34 ARCLK0 A21 ARCLK0# C3104 C3105 R3111 R3112
E22 DVSS_35 ARCLK0# R3113
E25 DVSS_36 D9 ARCLK1 C3106 0.1u/16V 0.1u/16V NT5CB128M16HP-DI NT5CB128M16HP-DI
F8 DVSS_37 ARCLK1 C9 ARCLK1# R3109 1K 1%
F9 DVSS_47 ARCLK1# 0.1u/16V 240 1% 240 1%
F12 DVSS_48 G21 RVREF 220 1%
F19 DVSS_41 RVREF_A G13
F21 DVSS_42 RVREF_B P13 +1.5V_DDRV
DVSS_43 RVREF_C +1.5V_DDRV
F22 V7
F25 DVSS_44 RVREF_D R3114 C3107 R3115 C3108
G14 DVSS_45
DVSS_49
Differential Clock Differential Clock
G16 0.1u/16V 0.1u/16V Near DRAM Near DRAM
G17 DVSS_50 G9 MRMTN TP3101
G19 DVSS_51 MEMTN G10 MRMTP TP3102 1K 1% 1K 1% ARCLK0 RCLK0_D ARCLK1 RCLK1_D
G22 DVSS_52 MEMTP A_RVREF3 A_RVREF4
G25 DVSS_53 R3118 R3119 R3116 R3117
H11 DVSS_54 C3109 C3110
DVSS_55 100 100
H19 N14 AVDD3V3_MEMPLL AVDD3V3
H22 DVSS_56 AVDD33_MEMPLL 0.1u/16V 0.1u/16V ARCLK0# RCLK0#_D ARCLK1# RCLK1#_D
J11 DVSS_57 C3111 C3112 1K 1% 1K 1%
J12 DVSS_58
J22 DVSS_59 0.1u/16V 1u/6.3V
N22 DVSS_60 N15
DVSS_68 AVSS33_MEMPLL
Near DRAM
MT5396MUFJ

+1.5V_DDRV
Decoupling caps for the MT5396 VDDR pins

C3113 C3114 C3116 C3117 C3118 C3119 C3120 C3121 C3122 C3123 C3124
SCHEMATIC1
22u/6.3V 10u/6.3V 1u/6.3V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V
Document Number : SIZE : APPRO BY :
+1.5V_DDRV MT5396 NAFTA A3
Decoupling caps for the MT5396 VDDR pins
TITLE :
CHECK BY :
C3126 C3127 C3129 C3130 C3131 C3132 C3133 C3134 C3135 C3136 C3137 06.DDR I
22u/6.3V 10u/6.3V 1u/6.3V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V
DATE : Thursday, November 22, 2012 DRAWN BY :
Rev : Micky/CY
SHEET 6 OF 18 01

63
04 DDR II
U2101-4
BRA0 K6 G2 BRDQM0
BRA1 N3 BRA0 BRDQM0 E4 BRDQS0
BRA2 M1 BRA1 BRDQS0 E3 BRDQS0#
BRA3 N2 BRA2 BRDQS0# A1 BRDQ0
BRA4 N6 BRA3 BRDQ0 J1 BRDQ1
BRA5 K5 BRA4 BRDQ1 B2 BRDQ2 BRWE# RP3201 1 8 22x4 3_WE#
BRA6 N4 BRA5 BRDQ2 J2 BRDQ3 BRBA0 2 7 3_BA0
BRA7 L3 BRA6 BRDQ3 C2 BRDQ4 BRA3 3 6 3_A3
BRA8 L6 BRA7 BRDQ4 K1 BRDQ5 BRA2 4 5 3_A2
BRA9 M3 BRA8 BRDQ5 A2 BRDQ6
BRA10 P4 BRA9 BRDQ6 K2 BRDQ7
BRA11 M5 BRA10 BRDQ7 BRA14 RP3203 1 8 22x4 3_A14 U3201
BRA12 N5 BRA11 D1 BRDQM1 BRRAS# 2 7 3_RAS#
BRA13 M4 BRA12 BRDQM1 F1 BRDQS1 BRODT 3 6 3_ODT BRDQ0 E3 N3 3_A0
BRA14 L5 BRA13 BRDQS1 F2 BRDQS1# BRCAS# 4 5 3_CAS# BRDQ1 F7 DQ0 A0 P7 3_A1
BRA14 BRDQS1# J3 BRDQ8 BRDQ2 F2 DQ1 A1 P3 3_A2
BRBA0 N1 BRDQ8 B1 BRDQ9 BRDQ3 F8 DQ2 A2 N2 3_A3
BRBA1 P5 BRBA0 BRDQ9 H3 BRDQ10 BRA10 RP3205 1 8 22x4 3_A10 BRDQ4 H3 DQ3 A3 P8 3_A4
BRBA2 K4 BRBA1 BRDQ10 D3 BRDQ11 BRBA1 2 7 3_BA1 BRDQ5 H8 DQ4 A4 P2 3_A5
BRBA2 BRDQ11 G3 BRDQ12 BRA12 3 6 3_A12 BRDQ6 G2 DQ5 A5 R8 3_A6
A3 BRDQ12 C1 BRDQ13 BRA4 4 5 3_A4 BRDQ7 H7 DQ6 A6 R2 3_A7
+1.5V_DDRV DDRV_2 BRDQ13 DQ7 A7
B3 G4 BRDQ14 BRDQ8 D7 T8 3_A8
C3 DDRV_11 BRDQ14 D2 BRDQ15 BRDQ9 C3 DQ8 A8 R3 3_A9
D4 DDRV_14 BRDQ15 BRRESET RP3207 1 8 22x4 3_RREST_MEM BRDQ10 C8 DQ9 A9 L7 3_A10
E5 DDRV_17 Y1 BRA9 2 7 3_A9 BRDQ11 C2 DQ10 A10/AP R7 3_A11
F6 DDRV_22 BRDQM2 V2 BRA13 3 6 3_A13 BRDQ12 A7 DQ11 A11 N7 3_A12
G6 DDRV_27 BRDQS2 V1 BRA7 4 5 3_A7 BRDQ13 A2 DQ12 A12/BC# T3 3_A13
G7 DDRV_34 BRDQS2# T4 BRDQ14 B8 DQ13 A13
H7 DDRV_35 BRDQ16 AB4 BRDQ15 A3 DQ14 J1
H8 DDRV_38 BRDQ17 P2 BRA6 RP3209 1 8 22x4 3_A6 DQ15 NC_0 J9
J8 DDRV_39 BRDQ18 AB3 BRA1 2 7 3_A1 NC_1 L1
N7 DDRV_41 BRDQ19 P3 BRA8 3 6 3_A8 BRDQS1 C7 NC_2 L9
P7 DDRV_42 BRDQ20 AB1 BRA11 4 5 3_A11 BRDQS1# B7 UDQS NC_3 M7
T5 DDRV_43 BRDQ21 P1 BRDQS0 F3 UDQS# NC_4 T7 3_A14
T6 DDRV_44 BRDQ22 AB2 BRDQS0# G3 LDQS NC_6
U5 DDRV_45 BRDQ23 RP3211 1 8 22x4 BRDQM1 D3 LDQS# M2 3_BA0
U6 DDRV_46 U1 BRBA2 2 7 3_BA2 BRDQM0 E7 UDM BA0 N8 3_BA1
V5 DDRV_47 BRDQM3 W3 BRA0 3 6 3_A0 LDM BA1 M3 3_BA2
V6 DDRV_48 BRDQS3 W4 BRA5 4 5 3_A5 BA2 J7 CLK0_B_D
AC1 DDRV_49 BRDQS3# AA3 3_RREST_MEM T2 CK K7 CLK0#_B_D
AC2 DDRV_4 BRDQ24 U4 RESET# CK# L2 3_CS#
AC3 DDRV_5 BRDQ25 AA4 BRCKE R3201 22 3_CKE A_ZQ3 L8 CS# K3 3_CAS#
AC4 DDRV_6 BRDQ26 T3 ZQ CAS# K1 3_ODT
AC5 DDRV_7 BRDQ27 Y3 R3207 ODT J3 3_RAS#
AC6 DDRV_8 BRDQ28 U3 BRCS# R3202 22 3_CS# RAS# L3 3_WE#
DDRV_9 BRDQ29 Y2 WE# K9 3_CKE
F5 BRDQ30 U2 CKE
J4 DVSS_46 BRDQ31 BRCLK0 CLK0_B_D 240 1%
J5 DVSS_61 H6 BRODT A1 B1
J6 DVSS_62 BRODT H4 BRRAS# R3205 A8 VDDQ_0 VSSQ_0 B9
K7 DVSS_63 BRRAS# H5 BRCAS# C1 VDDQ_1 VSSQ_1 D1
L7 DVSS_64 BRCAS# K3 BRCS# C9 VDDQ_2 VSSQ_2 D8
L8 DVSS_65 BRCS# L4 BRWE# D2 VDDQ_3 VSSQ_3 E2
M7 DVSS_66 BRWE# 100 E9 VDDQ_4 VSSQ_4 E8
R1 DVSS_67 G5 BRCLK0# CLK0#_B_D F1 VDDQ_5 VSSQ_5 F9
DVSS_71 BRCSX# TP3201 VDDQ_6 VSSQ_6
R2 H2 G1
R3 DVSS_77 M2 BRRESET H9 VDDQ_7 VSSQ_7 G9
DVSS_82 BRRESET +1.5V_DDRV VDDQ_8 VSSQ_8
R4
R5 DVSS_83 P6 BRCKE B2 A9
R6 DVSS_84 BRCKE D9 VDD_0 VSS_0 B3
R7 DVSS_85 F4 BRCLK0 +1.5V_DDRV G7 VDD_1 VSS_1 E1
T7 DVSS_86 BRCLK0 F3 BRCLK0# K2 VDD_2 VSS_2 G8
T8 DVSS_96 BRCLK0# K8 VDD_3 VSS_3 J2
U7 DVSS_97 V4 N1 VDD_4 VSS_4 J8
W5 DVSS_107 BRCLK1 V3 R3211 C3203 R3212 C3201 N9 VDD_5 VSS_5 M1
W6 DVSS_124 BRCLK1# R9 VDD_6 VSS_6 M9
W7 DVSS_125 0.1u/16V 0.1u/16V R1 VDD_8 VSS_7 P1
W8 DVSS_126 VDD_7 VSS_8 P9
Y4 DVSS_127 1K 1% 1K 1% VSS_9 T1
Y5 DVSS_136 B_RVREF1 B_RVREF2 VSS_10 T9
Y6 DVSS_137 VSS_11
Y7 DVSS_138 R3215 R3216
Y8 DVSS_139 C3214 C3215
AA5 DVSS_140 B_RVREF2 H1 M8 B_RVREF1
AA7 DVSS_11 0.1u/16V 0.1u/16V VREFDQ VREFCA
AB5 DVSS_12 1K 1% 1K 1%
AB6 DVSS_22 NT5CB64M16DP-DH
DVSS_23
MT5396MUFJ 2nd: Huynix H5TQ1G63DFR-PBC
13-H5T01G6-3008

Decoupling caps for the MT5396 VDDR pins


+1.5V_DDRV

C3219 C3220 C3222 C3223 C3224 C3205 C3206 C3227 C3228 C3229 C3230

22u/6.3V 10u/6.3V 1u/6.3V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V
SCHEMATIC1
+1.5V_DDRV Decoupling caps for the MT5396 VDDR pins Document Number : SIZE : APPRO BY :
MT5396 NAFTA A3
C3232 C3217 C3207 C3208 C3236 C3237 C3202 C3239 C3241 C3242 C3243 TITLE :
CHECK BY :
22u/6.3V 10u/6.3V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V
07.DDR II

DATE : Thursday, November 22, 2012 DRAWN BY :


Rev : Micky/CY
SHEET 7 OF 18 01

64
05 VGA/RS232 Input

CN1101
TP1102 VGA_R 1 11 VGA_TXD TP1101
VGA_5V
VGA Audio Input
6
TP1103 VGA_G 2 12 VGA_SDA0 TP1104
7 TP1112 TP1113
TP1105 VGA_B 3 13 VGA_HS TP1106 CN1102
8 R1104 R1105 CKX3-3.5-V06-0032
TP1107 VGA_RXD 4 14 VGA_VS TP1108 8 VGARIN R1113 10K
VGA_RIN 11
9 7
VGA_5V
5 15 VGA_SCL0 TP1109 R 3
10 10K 10K
VGA_SCL0 R1103 100 VGA_SCL 11 2 VGALIN R1115 10K
TP1110 L VGA_LIN 11
DSB46C15 VGA_SDA0 R1107 100 VGA_SDA 11 4
17

16

TEK:2N-0015000-FBN0 5 R1116 R1117


9 C1107 C1108
Green
1000p/50V 1000p/50V
TP1111 5.1K 5.1K

TP1114
Close TO Connector
VGA_R
VGA_R 11
R1111

75 1% Close TO Connector
+3.3VSB

VGA_G VGA_HS R1101 100


Public mode funciton
VGA_G 11 HSY NC 11
R1112 RS232_CTRL U1102 C1110 C1111
R1102
NC/2K 1 16 RS232_CTRL_BAR NC/0.1u/16V NC/1u/6.3V
C1112 2 EN FORCEOFF 15
75 1% R1114 0 3 C1+ Vcc 14
VGA_COM 11 V+ GND
NC/0.1u/16V 4 13 TX_Out
5 C1- DOUT 12 TP1116 TP1115
C1113 6 C2+ FORCEON 11 U0TX
C2- DIN CN1103
VGA_B VGA_VS R1106 100 7 10 DT10121-H4W2-4F
VGA_B 11 VSY NC 11 V- INVALID
NC/0.1u/16V 8 9 U0RX 5
R1118 RIN ROUT TP1117 TP1118 OIRI_Out 9
R1108 C1114 C1115 4
NC/2K NC/TRS3221ECDBR 8
NC/0.1u/16V NC/0.1u/16V TX_Out R1123 100 TX 3
75 1% 7
RX_In R1124 100 RX 2
6
ZD1101 ZD1103 1

NC/16V 5% 20mA NC/16V 5% 20mA ZD1105

11
10
ZD1102 ZD1104 6.2V 5% 20mA

NC/16V 5% 20mA NC/16V 5% 20mA

RC passthrough +3.3VSB

+5VSB +5VSB
+3.3VSB R1125
13 IR_SEL R1119 100
R1120 R1121

R1126 NC/10K
RS232_CTRL Function
G

Q1102 Q1103 RS232_CTRL_BAR


10K 10K H ISP/debug mode on
D

S D D S R1122 100 OIRI_Out Q1104


13,14 OIRI
2N7002K 2N7002K 10K
13 RS232_CTRL G L Public mode on
RC_through Function NC/2N7002K
S

H RC_through on
RC_through off +3.3VSB
L
-5V
R1130 Public mode funciton (Reserve)
D1109
Public mode/ISP Switch 4.7K C1126
+5VSB R1142 330 1% C1125 10u/10V C1127
Hotel Reserved (Tx/Rx by-pass) 13 U0RX +
0.1u/16V 100u/16V
C

D
R5029,R5031 --> Stuff Q1112
B R1147 4.7K RX_In Q1109 BAT54S
13 RS232_PWM R1149 2.2K G 2N7002K
PMBT3904
E

S
RS232_CTRL +3.3VSB +5VSB

Q1105
G

2N7002K Q1106 R1127 R1144


2N7002K +5VSB
VGA_RXD R1128 100 S D D S U0RX
G

SCHEMATIC1
E

4.7K 4.7K
S D R1146 2.7K B Q1111
13 U0TX
PMBT3906 Document Number : SIZE : APPRO BY :
2N7002K TX_Out
MT5396 NAFTA A3
C

RS232_CTRL Q1110
R1148
Q1107 TITLE :
G

2N7002K Q1108 CHECK BY :


2N7002K
VGA_TXD R1131 100 S D D S U0TX 470 08.VGA/RS232 Input

-5V DATE : Thursday, November 22, 2012 DRAWN BY :


Rev : Micky/CY
SHEET 8 OF 18 01

65
06 CVBS & YPBPR INPUT
CN1201

1
TP1201 R1210 0
GREEN AV_COM 11
2
CVBS 11
SOY 1 11
3 Y2_IN R1202 18 1% Y 11
TP1202
BLUE
4 Pb2_IN R1203 18 1% PB 11

Pr2_IN R1204 18 1% PR 11
5
R1205 R1206 R1207
RED C1201 C1203 C1202
6 TP1203
NC/10p/50V NC/10p/50V NC/10p/50V
56 1% 56 1% 56 1% R1208 0 C_COM1 11
7
TP1205
WHITE
8
AUDIO IN Near CONN.
AUD_LIN R1211 10K
9 AUDIO_LIN 11

RED AUD_RIN R1212 10K


10 AUDIO_RIN 11
R1213 R1214
C1205 C1206

NC/1000p/50V NC/1000p/50V
TP1206 5.1K 5.1K
AV5-8.4-V09-2010

NC/TT-008BW NC/TT-008BW TT-008BW NC/TT-008BW


GP1 GP2 GP3 GP4
TOP
10 11 10 11 10 11 10 11
9 GND GND 12 9 GND GND 12 9 GND GND 12 9 GND GND 12
8 GND GND 8 GND GND 8 GND GND 8 GND GND
7 GND 13 7 GND 13 7 GND 13 7 GND 13
6 GND GND 14 6 GND GND 14 6 GND GND 14 6 GND GND 14
GND GND GND GND GND GND GND GND
GND
GND
GND
GND
GND

GND
GND
GND
GND
GND

GND
GND
GND
GND
GND

GND
GND
GND
GND
GND
1
2
3
4
5

1
2
3
4
5

1
2
3
4
5

1
2
3
4
5

NC/TT-008BW NC/TT-008BW NC/TT-008BW NC/TT-008BW Bottom


GP5 GP6 GP7 GP8 SCHEMATIC1
10 11 10 11 10 11 10 11
9 GND GND 12 9 GND GND 12 9 GND GND 12 9 GND GND 12 Document Number : SIZE : APPRO BY :
8 GND GND 8 GND GND 8 GND GND 8 GND GND
7 GND
GND GND
13 7 GND
GND GND
13 7 GND
GND GND
13 7 GND
GND GND
13 MT5396 NAFTA A4
6 14 6 14 6 14 6 14
GND GND GND GND GND GND GND GND TITLE :
CHECK BY :
09.CVBS & YPBPR INPUT
GND
GND
GND
GND
GND

GND
GND
GND
GND
GND

GND
GND
GND
GND
GND

GND
GND
GND
GND
GND

DATE : Thursday, November 22, 2012 DRAWN BY :


1
2
3
4
5

1
2
3
4
5

1
2
3
4
5

1
2
3
4
5

Rev : Micky/CY
SHEET 9 OF 18 01

66
07 Ethernet / USB
T1301 100ohm Differ. U2101-9
CN1301 C1301 C1302 C1303 C1304
JM36111-L0H6-7H USB0_DP C36 D35 AVDD33_USB_P0P1 AVDD3V3
5p/50V 5p/50V 5p/50V 5p/50V TX+ 16 TX+ TD+ 1 TXVP_0 USB0_DN C37 USB_DP_P0 AVDD33_USB_P0P1 C1305
1 TX+ USB_DM_P0
TX+ WiFi
15 TXCT TDCT 2 USB1_DP D36 0.1u/16V
14 USB1_DP USB_DP_P1
2 TX- USB1_DN D37 D34
TX- TX- TD- 14 USB1_DN USB_DM_P1 AVSS33_USB_P1
TX- 14 3 TXVN_0
3 RX+
RX+ AT13 AP13 AVDD33_USB_P2P3
USB_DP_P2 AVDD33_USB_P2P3 AVDD3V3
4 RX- 13 5 AU13 C1306
N/C NC NC USB_DM_P2
5 TXCT 12 6 AT14 0.1u/16V
N/C NC NC USB_DP_P3
100ohm Differ. AU14 AR13
6 RXCT USB_DM_P3 AVSS33_USB_P2
RX-
10 7 RX+ 11 RX+ RD+ 6 RXVP_1
GND N/C TXVP_0 AT18 AD16 AVDD3V3_COM
TXVP_0 AVDD33_COM AVDD3V3
9 8 R1301 R1302 R1303 R1304 10 RXCT RDCT 7 TXVN_0 AU18 AD17 AVDD33_LD
GND N/C TXVN_0 AVDD33_LD C1307
RX- 9 RX- RD- 8 RXVN_1 RXVP_1 AT17
RXVN_1 AU17 RXVP_1 AL15 0.1u/16V
75 1% 75 1% 75 1% 75 1% RXVN_1 AVSS33_COM AL16
NS681684 TP1303 AM16 AVSS33_LD
TP1304 AN16 PHY LED0
C1314 C1309 C1310 C1311 C1312 PHY LED1 AD14 AVDD12_REC
AVDD12_REC AVDD1V2
R1305 24K 1% AD15 C1313
1000p/2kV 0.01u/50V 0.1u/25V 0.1u/25V 0.01u/50V REXT
0.1u/16V
AL14
AVSS12_REC

C1308 100p/2kV
C1315 100p/2kV W35 V24 AVDD33_PCIE11 AVDD3V3
W34 PCIE11_TXP AVDD33_PCIE11 C1316
FB1301 120 5A PCIE11_TXN
FB1302 120 5A Y35 0.1u/16V
Y34 PCIE11_RXP
PCIE11_RXN
SEPARATE GND W37 U24 AVDD12_PCIE11
PCIE11_REFCKP AVDD12_PCIE11 AVDD1V2
W36 C1317
PCIE11_REFCKN
0.1u/16V
W30
AVSS12_PCIE11
MT5396MUFJ
USB FAULT FLAG OUTPUT.
U2101-7
TUNER TS Signal
USB_OC USB STATUS SSI Mode T34
DEMOD_RST GPIO0
H32
F37 TP1301
T32 GPIO1 F36
DEMOD_TSCLK GPIO2
H NORMAL T31
DEMOD_TSVAL GPIO3
G37
T35 G36
DEMOD_TSSYNC GPIO4
L FAULT T36
DEMOD_TSDATA0 GPIO5
G35
U36 G34
T33 DEMOD_TSDATA1 GPIO6 H34
T30 DEMOD_TSDATA2 GPIO7 L34
V33 DEMOD_TSDATA3 GPIO8 L32
V32 DEMOD_TSDATA4 GPIO9 K33
V31 DEMOD_TSDATA5 GPIO10 K32
V30 DEMOD_TSDATA6 GPIO11 H33
DEMOD_TSDATA7 GPIO12 L35
+5V GPIO13 K36
DVDD3V3 N34 GPIO14 J32
N35 SPI_DATA GPIO15 J34
N37 SPI_CLE GPIO16 K34
R1309 C1322 R1315 P35 SPI_CLK1 GPIO17 K35
SPI_CLK GPIO18 K37
0.1u/16V GPIO19 J36
R34 GPIO20 J37
10K U1301 10K R32 PVR_TSCLK GPIO21 J35
USB Port1 (Side) 13 USB_OC_P0/P1
3
FLG VIN
5 R33 PVR_TSVAL
PVR_TSSYNC
GPIO22
GPIO23
J33
P33 G33
P34 PVR_TSDATA0 GPIO24 H35 TP1302
USB_5V_1 1 4 R1310 NC/0 USB_EN PVR_TSDATA1 GPIO25 H31
GND

Tekcon:2N-000402V-MKG0 VOUT EN USB_EN 13 GPIO26 F34


C1318 C1320 C1321 + C1319 R35 GPIO27 E36
FP6861C-C1AS5CTR R37 CI_TSDATA0 GPIO28 N33
CN1302 0.1u/16V 10u/10V 10u/10V NC/100u/16V R36 CI_TSSYNC GPIO29 P32
2

UB11123-4K1-4F T37 CI_TSVAL GPIO30 M35


TP1 N36 CI_TSCLK GPIO31 M37
5

CI_INT GPIO32 M33


GPIO33 F35
GPIO34
4 3 2 1

USB0_DN TP2 E35


USB0_DP TP3 B36 GPIO35 E37
TP4 B37 SD_CMD GPIO36 N32
C1508 C1509 A37 SD_CLK GPIO37 M34
C35 SD_D0 GPIO38 M36
NC/10p/50V NC/10p/50V A36 SD_D1 GPIO39 M32
6

B35 SD_D2 GPIO40 L33


SD_D3 GPIO41
MT5396MUFJ

SCHEMATIC1
Document Number : SIZE : APPRO BY :
MT5396 NAFTA A3
TITLE :
CHECK BY :
10.Ethernet / USB

DATE : Thursday, November 22, 2012 DRAWN BY :


Rev : Micky/CY
SHEET 10 OF 18 01

67
08 MT5396 Front End/SPDIF OUT
VGA U2101-8
8 VGA_R VGA_R R1401 100 C1401 0.01u/16V VGA_RIN0 MAIN_IF_N AT32 AD22 AVDD33_DEMOD AVDD3V3
MAIN_IF_P AU32 ADCINN_DEMOD AVDD33_DEMOD
ADCINP_DEMOD C1402
R1404 0 C1403 1500p/50V VGA_SOG TP1402 U34
MAIN_IF_AGC U35 RF_AGC AM28 0.1u/16V
VGA_G R1405 100 C1404 0.01u/16V VGA_GIN IF_AGC AVSS33_DEMOD
8 VGA_G
AP31 AL27 AVDD12_DEMOD AVDD1V2
R1406 100 C1405 0.01u/16V VGA_COM0 LOUTN AVDD12_DEMOD
8 VGA_COM
C1406
8 VGA_B VGA_B R1407 100 C1407 0.01u/16V VGA_BIN AN30
LOUTP AJ26 0.1u/16V
R1408 22 V35 AVSS12_DEMOD
VGA_RIN C1408 10u/6.3V AIN0_R 12 T_OSCL R1409 22 V34 OSCL2
8 VGA_RIN 12 T_OSDA OSDA2

8 VGA_LIN VGA_LIN C1409 10u/6.3V AIN0_L AP28 AU30


AR29 SC0 VDACX_OUT
AN29 SY 0 R1403
AR31 CVBS0P AP29
CVBS2P AR30 CVBS1P VDACY _OUT
YPbPr
9 SOY 1 SOY 1 C1412 1500p/50V COMP_SOY 1 AT30 CVBS2P
CVBS_COM AP30 CVBS3P NC/75 1%
Y R1410 100 C1413 0.01u/16V COMP_Y 1 CVBS_COM
9 Y

9 C_COM1 C_COM1 R1411 100 C1414 0.01u/16V COMP_COM1 8 HSY NC HSY NC AN25 AK24 AVDD3V3 AVDD3V3
VSY NC AM25 HSY NC AVDD33_CVBS_1 AK25
8 VSY NC VSY NC AVDD33_CVBS_2
9 PB PB R1412 100 C1415 0.01u/16V COMP_PB1 VGA_RIN0 AR25 C1416
VGA_GIN AR24 RP
PR R1413 100 C1417 0.01u/16V COMP_PR1 VGA_BIN AU24 GP AL25 0.1u/16V
9 PR BP AVSS33_CVBS_1
VGA_COM0 AP24 AM26
VGA_SOG AT24 COM AVSS33_CVBS_2
VGA_SCL AP22 SOG
8 VGA_SCL VGA_SCL
VGA_SDA AR22
CVBS 8 VGA_SDA VGA_SDA AD19AVDD12_RGB AVDD1V2
CVBS R1414 100 C1418 0.047u/16V CVBS2P AVDD12_RGB
9 CVBS
COMP_COM1 AT26 C1419
AV_COM C1420 1u/6.3V CVBS_COM COMP_PB1 AR26 COM1
9 AV_COM PB1P
COMP_PR1 AP26 AJ21 0.1u/16V
COMP_Y 1 AU26 PR1P AVSS12_RGB
COMP_SOY 1 AP25 Y 1P
SOY 1
YPP & CVBS AUDIO AD20 AVDD3V3_VDAC AVDD3V3
AU28 AVDD33_VDAC_BG AD21
AUDIO_LIN C1421 10u/6.3V AIN3_L AT28 COM0 AVDD33_VDAC C1422
9 AUDIO_LIN PB0P
AR28
AUDIO_RIN C1423 10u/6.3V AIN3_R AP27 PR0P AJ22 0.1u/16V
9 AUDIO_RIN Y 0P AVSS33_VDAC_BG
AR27 AL24
SOY 0 AVSS33_VDAC
MT5396MUFJ

Tuner Buffer Close to Chip U2101-11


AIN0_L AU35 AN34 C1424 10u/6.3V ALO_HP 16
R1415 100 MAIN_IF_N AIN0_R AU37 AIN0_L_AADC AL0_ADAC AN35 C1425 10u/6.3V
12 T_IF2_DN AIN0_R_AADC AR0_ADAC ARO_HP 16
12 T_AGC2 R1416 10K MAIN_IF_AGC
C1426 AT37 AM34
C1427 AT35 AIN1_L_AADC AL1_ADAC AM32
NC/47p/50V R1417 AIN1_R_AADC AR1_ADAC
0.047u/16V AP34 AM33
AU36 AIN2_L_AADC AL2_ADAC AM37
C1428 AIN2_R_AADC AR2_ADAC
330 1% AIN3_L AR37 AM35
NC/47p/50V AIN3_R AT36 AIN3_L_AADC AL3_ADAC AM36
R1418 100 MAIN_IF_P AIN3_R_AADC AR3_ADAC
12 T_IF2_DP
AP32
AR33 AIN4_L_AADC
AIN4_R_AADC
AP37 AL31 AVDD33_AADC AVDD3V3
AR36 AIN5_L_AADC AVDD33_AADC
AIN5_R_AADC C1431 C1432
AP36
AR35 AIN6_L_AADC AJ28 0.1u/16V 10u/6.3V
AIN6_R_AADC AVSS33_AADC
AN28
MPXP AJ27 VMID_AADC
VMID_AADC
Y 33 C1434 C1435
SPDIF_OUT AR16 ALIN
C1436 27p/50V Y 32 ASPDIF0 0.1u/16V 1u/6.3V
5 HDMI_SPDIF ASPDIF1
R1421 22 AR11
16 AMP_MCK R1422 22 AP11 AOBCK
S/PDIF OUT (Side) 16
16
AMP_LRC
AMP_BCK
R1423 22 AM12 AOLRCK
AOMCLK AVDD33_DAC
AG30 AVDD33_DAC R1424 10 AVDD3V3
16 AMP_SDA0 R1425 22 AN9 AF30
+5V AOSDATA0 AVDD33_DAC1 C1438 C1439 C1441
AMP I2S AN10
AN11 AOSDATA1 0.1u/16V 0.1u/16V 22u/6.3V
AM11 AOSDATA2 AK30
R1402 R1429 AM10 AOSDATA3 AVSS33_DAC AE30
AOSDATA4 AVSS33_DAC1
MT5396MUFJ
Close to Pin
NC/1K NC/10
(RCA type)
C

Q1401
SPDIF_OUT R1432 0 C1410 NC/0.1u/16V B CN1402
SCHEMATIC1
3
SPDIF_O NC/PMBT3904 L Document Number : SIZE : APPRO BY :
SPDIF_O R1427 240 1% 2
E

R1430
R1431 R1428
MT5396 NAFTA A3
C1444 1 TITLE :
CHECK BY :
NC/1K NC/47p/50V AV1-8.4-R23-6020(Black)
NC/180 100 11.MT5396 Fornt End/SPDIF OUT

DATE : Thursday, November 22, 2012 DRAWN BY :


Rev : Micky/CY
SHEET 11 OF 18 01

68
09 TUNER

Tuner Power TU_VCC +3.3V_TU TU_VCC


I2C CTRL

C9101 C9103 + C9102 R9106 R9107

0.1u/16V 22u/6.3V 100u/16V

4.7K 4.7K
TUNER_SCL R9114 100
T_OSCL 11
TUNER_SDA R9118 100
T_OSDA 11
C9115 C9116
From Demod
22p/50V 22p/50V

Close to Tuner
TU_VCC

R9101
TU9101
NTSC+ATSC

1 10K
NC 2 TU_RSTN
RESET
3.3V
3 TU_VCC AGC
VA4M1UA1229

4 C9104
NC 5 TU_AGC
IF-AGC 6 10u/10V
N.C 7
N.C 8 IF_N To ATSC Tuner
IF+ 9 IF_P
IF- 10 TUNER_SCL TU_AGC R9103 10K AGC_Tuner
SCL T_AGC2 11
11 TUNER_SDA
SDA C9106

0.047u/16V
GND
GND
GND
GND
15
14
13
12

Close to Tuner

Tuner Filter C9112

47p/50V
IF_P C9113 1u/6.3V R9112 0 T_IF2_DP 11 SCHEMATIC1
To Scaler Document Number : SIZE : APPRO BY :
IF_N C9114 1u/6.3V R9116 0 T_IF2_DN 11
MT5396 NAFTA A4
C9117 TITLE :
CHECK BY :
47p/50V 12.TUNER

DATE : Thursday, November 22, 2012 DRAWN BY :


Rev : Micky/CY
SHEET 12 OF 18 01

69
10 Perpheral
U2101-1
+3.3VSB U2101-2 AVDD33_PLLGP AK23 E33 GPIO42
AVDD3V3 AVDD33_PLLGP GPIO42 BL_ON/OFF 4
AVDD33_VGA_STB AK18 AM22 ORESET# C2202 E32 GPIO43 TP2207
AVDD33_VGA_STB ORESET# GPIO43 F32 GPIO44
GPIO44 WLNA_DISABLEn 14
C2201 0.1u/16V A29 GPIO45
AM20 AM27 GPIO45 D31 TP2201
OPWRSB OPWRSB 4 AVSS33_PLLGP GPIO46 USB_EN 10
0.1u/16V AK17 C31 GPIO47 HP_DET 16
AVSS33_VGA_STB GPIO47 E30
AU21 GPIO48 E31 GPIO49
OIRI OIRI 8,14 GPIO49
AVDD33_XTAL_STB AK27 C2203 4.7u/6.3V AVDD10_LDO AJ20 F31 GPIO50 TP2204
AVDD33_XTAL_STB AVDD10_LDO GPIO50 E29 TP2210
C2205 C2204 GPIO51 AP9 LDM_EN
GPIO52 AT9 2D/3D_SEL TP2213
10u/6.3V 0.1u/16V AH26 AN21 OPCTRL3 R2204 4.7K FSRC_WR D27 GPIO53 AR9 SCN_EN TP2208
AVSS33_XTAL_STB OPCTRL3 FSRC_WR GPIO54
GPIO55
AU9 L/R_SYNC TP2209 3D CTRL
AP21 LED_PWM0 TP2212
LED_PWM0
AT21 AN22 LED_PWM1 14 OSCL0 R2205 22 AN12 A35 POWE#
AR21 STB_SCL LED_PWM1 R2206 22 AP12 OSCL0 POWE# C33 POOE#
STB_SDA 14 OSDA0 OSDA0 POOE# D33 POCE0# TP2211
AR20 AN15 POCE0# B34 POCE1#
OPCTRL0 R_LED 14 OSCL1 POCE1#
U0RX AP18 AN20 AC_DET 4 AP15 D29 PDD7
8 U0RX U0RX OPCTRL1 OSDA1 PDD7
8 U0TX U0TX AR18 AM19 C30 PDD6
U0TX OPCTRL2 AMP_MUTE 16 PDD6
AR19 TP2205 AU16 D30 PDD5
OPCTRL4 AP19 SY S_EE_WP AT16 U1RX PDD5 B31 PDD4
OPCTRL5 AN19 U1TX PDD4 A31 PDD3
OPCTRL6 ID0 17 PDD3
XTALI AT34 AM18 B32 PDD2
XTALI OPCTRL7 RS232_CTRL 8 PDD2
AP20 TP2203 AR12 A32 PDD1
OPCTRL8 IR_SEL 8 OPWM0 PDD1
AN18 4 BL_DIMMING AT12 C32 PDD0
OPCTRL9 AT20 LVDS_PWR_EN 17 AU12 OPWM1 PDD0 D32 PARB#
X2201 PWR_KEY 14 14 G_LED
XTALO AU34 OPCTRL10 AU20 OPWM2 PARB# A34 PACLE
XTALO OPCTRL11 HP_MUTE 16 PACLE C34 PAALE
C2208 PAALE
27.000MHzC2209 MT5396MUFJ 17 ID1 ADIN0_SRV AN23 C29 EMMC_CLK TP2202
ADIN1_SRV AN24 ADIN0_SRV EMMC_CLK
17 ID2 ADIN1_SRV
27p/50V 27p/50V R2202 10K AP23
ADIN3_SRV AR23 ADIN2_SRV AR15 JTMS
14 Light_sensor ADIN3_SRV JTMS
10 USB_OC_P0/P1 ADIN4_SRV AU23 AM14 JTDI
R2239 NC/10K AT23 ADIN4_SRV JTDI AR14 JTDO
ADIN6_SRV AM24 ADIN5_SRV JTDO AP14 JTCK
14 KEY_ADC1 ADIN6_SRV JTCK
14 KEY_ADC0 ADIN7_SRV AM23 AN14 JTRST#
ADIN7_SRV JTRST#
MT5396MUFJ

DVDD3V3

Change NewParts
R2216 R2212 R2213 R2214 R2215
RESET Circuit
+3.3VSB
NAND Flash (4G)
4.7K 10K 4.7K 4.7K 4.7K DVDD3V3
U2203
PARB# 7 12 C2211 0.1u/16V
C2210 POOE# 8 R/B VCC 37 C2212 0.1u/16V
POCE1# 9 RE VCC
U1203
3

0.1u/16V CE 44 PDD7
PACLE 16 I/O7 43 PDD6
VCC CLE I/O6
2 ORESET# PAALE 17 42 PDD5
______ ALE I/O5
POWE# 18 41 PDD4
C

GND RESET R2219 Q2201 FLASH_WP# 19 WE I/O4 32 PDD3


APX809-29SAG-7 B R2201 NC/4.7K AC_DET WP I/O3 31 PDD2
6 I/O2 30 PDD1
1

NC/PMBT3904 13 GND I/O1 29 PDD0


10K 36 VSS I/O0
E

VSS
H27U4G8F2DTR-BC

DVDD3V3
P_3V3
SYSTEM EEPROM
Strapping Mode
R2231 R2232 R2233 R2234 R2235 R2238 R2222 R2223 R2224

JTAG Port (Reverse TP) CN2202 R2221 10K +3.3VSB LO = > WP U2205
HI = > WRITE
NC/10K NC/10K NC/10K NC/10K NC/10K NC/10K OPCTRL3 R2225 NC/10K 4.7K 4.7K 4.7K 8 1
22

SYS_EE_WP 7 VCC A0 2
1 2 LED_PWM0 R2227 10K OSCL0 6 WP A1 3
8 RS232_PWM SCL A2
JTRST# P3 JTRST#_1 3 4 OSDA0 5 4
P3_1 SDA GND
JTDI P5 JTDI_1 5 6 LED_PWM1 R2229 10K
P5_1
JTMS P7 JTMS_1 7 8 K24C32-SIRXA
P7_1
JTCK P9 JTCK_1 9 10
P9_1
11 12
JTDO P13 JTDO_1 R2228 NC/22 13 14
P13_1
15 16
17 18
19 20 STRAPPING LED_PWM0 LED_PWM1 OPCTRL3
Colse to IC SCHEMATIC1
R2236 R2237 R2220 ICE mode + 27M + serial boot 0 0 0
21

NC/2x10P 1.25mm 180 ICE moce + 27M + ROM to Nand boot 0 0 1 Document Numbe r : SIZE : APPRO BY :
NC/10K NC/10K NC/10K
1 MT5396 NAFTA A3
ICE moce + 27M + ROM to eMMC boot from 0 0
eMMC pins (share pins w/s NAND) TITLE :
CHECK BY :
ICE moce + 27M + ROM to eMMC 0 1 1 13.Perpheral
boot from SDIO pins
DATE : Thursday, November 22, 2012 DRAW N BY :

13 18
Rev : Micky/CY
SHEET OF 01

70
11 IR/KEY WiFi
IR/KEYPAD Interface
+5VSB +3.3VSB
CN5101
C5101 0.1u/16V
TP5101
TP5102
1
2 OIRI_0 R5101 100 OIRI 8,13
R5118 R5119 Keypad/IR ESD
TP5103 3 R_LED0
TP5104 4 G_LED0
5 10K 10K OIRI_0 KEY 0 KEY 1
TP5109 6 R5105 NC/0 PWR_KEY 13
TP5105 7 KEY 1 R5104 100 KEY _ADC1 13 ZD5101 ZD5102 ZD5103
TP5106 8 KEY 0 R5106 100 KEY _ADC0 13
TP5107 9 6.2V 5% 20mA 6.2V 5% 20mA 6.2V 5% 20mA
TP5108 10 C5105 C5106 R_LED0 R5102 100
R_LED 13
G_LED0 R5103 100
G_LED 13
NC/1000p/50V NC/1000p/50V
2x5P 2.0mm 90(W/L)

SCL R5120 NC/100 OSCL0 13


R5121 NC/100 OSDA0 13
SDA R5117 100 Light_sensor 13
MTK Platform ADC value (@ right side)
0.01u/16V

C5110 Fnunction(ADC0) POWER INPUT MENU VOL-

Fnunction(ADC1) CH+ CH- VOL+

Voltage 0V 0.59V 1.01V 1.48V

WiFi Module Interface


DVDD3V3 CN5103
1
2
C5111 C5109 3
4
10u/6.3V 0.1u/16V 5
6
7
8
9
10
11
12
13
CN5102 14
15
1 16
2 17
3 18
AS0B221-S40K-7H 19
20
WiFi Module Hold R5115 100 WLNA_DISABLE_L 21
13 WLNA_DISABLEn 22
23
"L" Disable 24
25
26
27
28
29
30
31
32
33
34
USB_D- 35
10 USB1_DN 36
USB_D+ 37
10 USB1_DP 38
39
40
41
42
TP5110 43
44
45
46
47 SCHEMATIC1
48
49
50 Document Number : SIZE : APPRO BY :
51
52 MT5396 NAFTA A3
TITLE :
53 CHECK BY :
54 14.IR/KEY WiFi
AS0B221-S40Q-7H

DATE : Thursday, November 22, 2012 DRAWN BY :


Rev : Micky/CY
SHEET 14 OF 18 01

71
12 MT5396 POWER

+1.2V_VCCK
U2101-10
+1.2V_VCCK P14 U16
P15 VCCK_30 DVSS_99 U17
P16 VCCK_31 DVSS_100 U18
P17 VCCK_32 DVSS_101 U19
P18 VCCK_33 DVSS_102 V15
P19 VCCK_34 DVSS_108 V16
R14 VCCK_35 DVSS_109 V17 DVDD3V3
T14 VCCK_38 DVSS_110 V18
U14 VCCK_40 DVSS_111 V19 DVDD3V3
V14 VCCK_42 DVSS_112 W15
W14 VCCK_43 DVSS_116 W16 C2301 C2302 C2303 C2304 C2305 C2306 C2307 C2308
Y14 VCCK_45 DVSS_117 W17
AA14 VCCK_47 DVSS_118 W18 10u/6.3V 10u/6.3V 4.7u/6.3V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V
AB14 VCCK_1 DVSS_119 W19
AC14 VCCK_3 DVSS_120 Y 15
AC15 VCCK_4 DVSS_128 Y 16
AC16 VCCK_5 DVSS_129 Y 17
AC17 VCCK_6 DVSS_130 Y 18
AC18 VCCK_7 DVSS_131 Y 19
AC19 VCCK_8 DVSS_132 AA15
AD18 VCCK_9 DVSS_3 AA16
AM7 VCCK_15 DVSS_4 AA17
AM8 VCCK_18 DVSS_5 AA18
AN7 VCCK_19 DVSS_6 AA19 +1.2V_VCCK
AN8 VCCK_20 DVSS_7 AB15
AP7 VCCK_21 DVSS_13 AB16 +1.2V_VCCK
AP8 VCCK_22 DVSS_14 AB17
AR7 VCCK_23 DVSS_15 AB18 C2309 C2310 C2311 C2312 C2313 C2314 C2315 C2316
AR8 VCCK_24 DVSS_16 AB19
AT7 VCCK_25 DVSS_17 P21 10u/6.3V 10u/6.3V 4.7u/6.3V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V
AT8 VCCK_26 DVSS_69 P22
AU7 VCCK_27 DVSS_70 R15
AU8 VCCK_28 DVSS_72 R16
P20 VCCK_29 DVSS_73 R17
P23 VCCK_36 DVSS_74 R18
R24 VCCK_37 DVSS_75 R19
T24 VCCK_39 DVSS_76 R20
V23 VCCK_41 DVSS_78 R21
W23 VCCK_44 DVSS_79 R22
Y23 VCCK_46 DVSS_80 R23 +1.2V_VCCK
AA23 VCCK_48 DVSS_81 T15
AC20 VCCK_2 DVSS_87 T16
AC21 VCCK_10 DVSS_88 T17
AC22 VCCK_11 DVSS_89 T18 C2317 C2318 C2319 C2320 C2321
AC23 VCCK_12 DVSS_90 T19
AC24 VCCK_13 DVSS_91 T20 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V 0.1u/16V
AD23 VCCK_14 DVSS_92 T21
AD24 VCCK_16 DVSS_93 T22
VCCK_17 DVSS_94 T23 HS2101
DVSS_95 U15 1 2
DVSS_98 U20
DVSS_103 U21 NC/2x1
DVSS_104 U22
DVSS_105 U23
DVSS_106 V20
DVSS_113 V21
DVDD3V3 DVSS_114 V22
DVSS_115 W20
E34 DVSS_121 W21
DVDD3V3
F33 VCC3IO_A_1 DVSS_122 W22
G31 VCC3IO_A_2 DVSS_123 Y 20
VCC3IO_A_3 DVSS_133
G32
H29 VCC3IO_A_4 DVSS_134
Y 21
Y 22
SCHEMATIC1
H30 VCC3IO_A_5 DVSS_135 AA20
J29 VCC3IO_A_6 DVSS_8 AA21 Document Number : SIZE : APPRO BY :
J30 VCC3IO_A_7 DVSS_9 AA22
AK9 VCC3IO_A_8
VCC3IO_B_1
DVSS_10
DVSS_18
AB20 MT5396 NAFTA A4
AK10 AB21
AK11 VCC3IO_B_2 DVSS_19 AB22 TITLE :
AL9 VCC3IO_B_3 DVSS_20 AB23 CHECK BY :
VCC3IO_B_4 DVSS_21
MT5396MUFJ
15.MT5396 POWER

DATE : Thursday, November 22, 2012 DRAWN BY :


Rev : Micky/CY
SHEET 15 OF 18 01

72
13 SPK & HP OUT
DVDD3V3
DVDD3V3
R6101 4.7K R6102 NC/4.7K

R6103
Audio AMP. R6104 R6105
AMP_VDD TP6109

OUT_ML L6101 22uH 2.3A OUT_LM +12V


4.7K PLIMIT1

PLIMIT2

PLIMIT1
GAIN PLIMIT2 R6106
Y DA_MUTEN 4.7K GAIN + C6101 C6102 C6103 C6104 C6105
NC/4.7K
R6139 R6140 R6141 220u/25V 10u/25V 10u/25V 0.1u/25V 0.1u/25V
AMP_VDD C6106 NC/3.3
24

23

22

21

20

19

18

17
0.1u/25V C6107
N.C.

N.C.

N.C.
TEST
MUTEN

CKMOD

PROTN

SLEEPN
0 0 0
C6109 C6110 NC/0.01u/25V
AMP_VDD
0.1u/25V 0.33u/50V
25 16 C6111
PVDDML PVDDMR C6108 Gain Setting
NC/0.01u/25V
OUT_ML 26 15 0.1u/25V
OUTML OUTMR R6107

27
OUTML OUTMR
14 OUT_MR
C6112 SPK OUT.
0.1u/25V CN6101
NC/3.3
28 13 OUT_PL L6102 22uH 2.3A OUT_LP OUT_LP TP6101

29
PVSSL
U6101 PVSSR

12
OUT_LM
4

3
TP6102
PVSSL
YDA176 PVSSR OUT_RM
2
TP6103

OUT_PL 30 11 OUT_RP TP6104


OUTPL OUTPR OUT_MR L6103 22uH 2.3A OUT_RM 1
4P 2.5mm 90
31 10 OUT_PR R6108
AMP_VDD OUTPL OUTPR

32 9 AMP_VDD
PVDDPL PVDDPR C6113 NC/3.3
C6114 C6115
33 0.1u/25V C6116
0.1u/25V PAD 0.1u/25V
C6117 NC/0.01u/25V
+3.3VSB
SDATA

Mute circuit AMP


LRCLK
REFA

DVSS
AVSS

SCLK

0.33u/50V
MCK
N.C.

C6118
R6109
NC/0.01u/25V HI = > OP M UTE
YDA_MUTEN
1

AMP_REFA R6110 LO = >Norm al

C
C6119 4.7K Q6101
C6120 R6111 10K B
13 AMP_MUTE
0.1u/25V
1u/16V NC/3.3 PMBT3904
OUT_PR L6104 22uH 2.3A OUT_RP R6113

E
100K 1%
11 AMP_MCK AMP_MCK
11 AMP_SDA0 AMP_SDA0
11 AMP_BCK AMP_BCK
11 AMP_LRC AMP_LRC

Earphone Output (Line Output) HP UVP DVDD3V3


R6116
10K
R6117
10K
Near Connector Mute circuit HP
LOUT R6118 10 HP_LOUT UVP_HP R6114 1K R6115 2.2K +3.3VSB R6119
11 ALO_HP +3.3V_HP
Close to IC C6121 47p/50V R6122 R6120
C6122 HI = > Am p M UTE R6121
UVP_HP

R6123 43K +3.3V_HP 4.7K


1000p/50V LO = >Norm al MUTE_OP#
C6123 1K 2.2K

C
4.7K Q6102
330p/50V R6124 10K B
14

13

12

11

10

13 HP_MUTE
9

PMBT3904
+INL

-INL

OUTL

UVP

CP
PGND

PVDD

+3.3V_HP R6126

E
100K 1%
AVDD3V3 +3.3V_HP C6124 HP_DET
U6102 DRV632PWR TP6108 TP6105
C6125 C6126 1u/16V "1":HP Insert
OUTR

SGND

PVSS
+INR

-INR

CN

22u/6.3V 0.1u/16V R6129 4.7K


EN

DVDD3V3

13 HP_DET R6130 100 5 CN6102


4
1

TP6107 HP_LOUT 2 L

C6127 TP6106 HP_ROUT 3


7 R SCHEMATIC1
R6131 R6128 43K C6128 47p/50V 1u/16V 8
10K 1 Document Number : SIZE : APPRO BY :
R6132 10K ROUT PJK44D-07BY 5P000
11 ARO_HP
Close to IC C6129
MUTE_OP# MT5396 NAFTA A3
Near Connector
TITLE :
330p/50V R6134 10 HP_ROUT CHECK BY :
R6135 16.SPK & HP OUT
C6130

1000p/50V DATE : Thursday, November 22, 2012 DRAWN BY :


1K
Rev : Micky/CY
SHEET 16 OF 18 01

73
14 LVDS OUT
CN4104 TP4101 TX_BO0N TP4102 TX_AO0N
TP4103 TX_BO0P TP4104 TX_AO0P
AVDD3V3 196356-51041-3 TP4105 TX_BO1N TP4106 TX_AO1N
U2101-5 TP4107 TX_BO1P TP4108 TX_AO1P
CN4102

52
AH7 AT6 TX_AO0P TP4109 TX_BO2N TP4110 TX_AO2N
AE6 AVDD33_LVDSA AO0P AU6 TX_AO0N 196356-41041-3 TP4111 TX_BO2P TP4112 TX_AO2P
C4101 C4102 AVDD33_LVDSB AO0N AP6 TX_AO1P TP4113 TX_BOCKN TP4114 TX_AOCKN

SIDE1
AO1P AR6 TX_AO1N 51 P_SCL TP4149 TP4115 TX_BOCKP TP4116 TX_AOCKP
0.1u/16V 0.1u/16V AH5 AO1N AP5 TX_AO2P 50 P_SDA TP4155 TP4117 TX_BO3N TP4118 TX_AO3N
AE5 AVSS33_LVDSA AO2P AR5 TX_AO2N 49 TP4119 TX_BO3P TP4120 TX_AO3P
AVSS33_LVDSB AO2N AT4 TX_AOCKP 48 L/R_O TP4154 TP4121 TX_BO4N TP4122 TX_AO4N
AOCKP AU4 TX_AOCKN 47 41 TP4123 TX_BO4P TP4124 TX_AO4P
AVDD12_LVDS AG6 AOCKN AP4 TX_AO3P 46 LVDSSEL R4104 NC/4.7K 40 TP4126 TX_BE0N TP4125 TX_AE0N
AVDD1V2 AVDD12_LVDS_1 AO3P 45 DVDD3V3 39
AJ6 AR4 TX_AO3N TP4128 TX_BE0P TP4127 TX_AE0P
C4103 C4104 AVDD12_LVDS_2 AO3N AP3 TX_AO4P 54 44 R4105 NC/0 SIDE8 38 TP4130 TX_BE1N TP4129 TX_AE1N
AO4P AR3 TX_AO4N 43 37 TP4132 TX_BE1P TP4131 TX_AE1P
0.1u/16V 0.1u/16V AG5 AO4N 42 36 TP4134 TX_BE2N TP4133 TX_AE2N
AJ5 AVSS12_LVDS_1 41 TX_AO0N 35 TP4136 TX_BE2P TP4135 TX_AE2P
AVSS12_LVDS_2 AT2 TX_AE0P 40 TX_AO0P 34 ID1 TP4138 TX_BECKN TP4137 TX_AECKN
AE0P AU2 TX_AE0N 39 TX_AO1N 33 TX_BO0N TP4140 TX_BECKP TP4139 TX_AECKP
AVDD12_VPLL AF6 AE0N AT1 TX_AE1P 38 TX_AO1P 32 TX_BO0P TP4142 TX_BE3N TP4141 TX_AE3N
AVDD1V2 AVDD12_VPLL AE1P 37 31
AU1 TX_AE1N TX_AO2N TX_BO1N TP4144 TX_BE3P TP4143 TX_AE3P
C4105 AE1N AR1 TX_AE2P 55 36 TX_AO2P SIDE7 30 TX_BO1P TP4146 TX_BE4N TP4145 TX_AE4N
AE2P AR2 TX_AE2N 35 29 TX_BO2N TP4148 TX_BE4P TP4147 TX_AE4P
0.1u/16V AF5 AE2N AP1 TX_AECKP 34 TX_AOCKN 28 TX_BO2P TP4152 TP4150 ID0
AVSS12_VPLL AECKP 33 27 ID0 13
AP2 TX_AECKN TX_AOCKP TP4153 TP4151 LVDSVDD
AECKN AN1 TX_AE3P 32 26 TX_BOCKN
AG7 AE3P AN2 TX_AE3N 31 TX_AO3N 25 TX_BOCKP
REXT_VPLL AE3N AM3 TX_AE4P 30 TX_AO3P 24
R4106 AE4P AM4 TX_AE4N 29 TX_AO4N 23 TX_BO3N
AE4N 56 28 TX_AO4P SIDE6 22 TX_BO3P
27 2D/3D TP4160 21 TX_BO4N
26 L/R TP4161 20 TX_BO4P
24K 1% AL3 TX_BO0P 25 TX_AE0N 19
BO0P AL4 TX_BO0N 24 TX_AE0P 18
BO0N AL1 TX_BO1P 23 TX_AE1N 17 TX_BE0N
BO1P AL2 TX_BO1N 22 TX_AE1P 16 TX_BE0P
BO1N AK3 TX_BO2P 21 TX_AE2N SIDE5 15 TX_BE1N
F27 BO2P AK4 TX_BO2N 57 20 TX_AE2P 14 TX_BE1P
E27 TCON0 BO2N AJ3 TX_BOCKP 19 13 TX_BE2N
F30 TCON1 BOCKP AJ4 TX_BOCKN 18 TX_AECKN 12 TX_BE2P
F29 TCON2 BOCKN AJ1 TX_BO3P 17 TX_AECKP 11
B27 TCON3 BO3P AJ2 TX_BO3N 16 10 TX_BECKN
A27 TCON4 BO3N AH3 TX_BO4P 15 TX_AE3N 9 TX_BECKP
B28 TCON5 BO4P AH4 TX_BO4N 14 TX_AE3P SIDE4 8
A28 TCON6 BO4N 13 TX_AE4N 7 TX_BE3N
C28 TCON7 58 12 TX_AE4P 6 TX_BE3P
D28 TCON8 AG3 TX_BE0P 11 LD_EN TP4157 5 TX_BE4N
E28 TCON9 BE0P AG4 TX_BE0N 10 SCN_On/Of f TP4156 4 TX_BE4P
F28 TCON10 BE0N AG1 TX_BE1P 9 3
B29 TCON11 BE1P AG2 TX_BE1N 8 ID2 2
TCON12 BE1N AF3 TX_BE2P 7 SIDE3 1
BE2P AF4 TX_BE2N 6
BE2N AE3 TX_BECKP 5
LVDSVDD

SIDE2
AT11 BECKP AE4 TX_BECKN 59 4
AM9 LDM_CS BECKN AE1 TX_BE3P 3
AP10 LDM_DO BE3P AE2 TX_BE3N 2
AU11 LDM_DI BE3N AD1 TX_BE4P 1
AR10 LDM_CLK BE4P AD2 TX_BE4N
53

LDM_VSYNC BE4N
MT5396MUFJ

DVDD3V3

R4101
Panel ID Detect
CN4103 Panel ID Detect
TX_BO0N

42
220 1% LVDSSEL 40
TX_BO0P 39
38 IP TV ID0 ID2 ID1
TX_BO1N
R4122 R4123 DVDD3V3 R4102 TX_BO2N 37
TX_BO1P 36
35 50" V500HK1-LE6 0
TX_BO2P Pure 120Hz 0
R4124 34
10K 10K 430 33
LVDS Power control 32 TBD 1
ID1 TX_BOCKN IPTV 0
13 ID1 31
ID2 TX_BO3N
13 ID2 30
NC/10K TX_BOCKP TBD 0
ID0 TX_BO3P 29
13 ID0
TX_BO4N 28 1
R4125 27
+12V +12V_LVDS LVDSVDD 26 TBD 1
R4126 NC/0 TX_BO4P
TX_BE0N 25
S D FB4101 120 5A 24
23 TBD 0
0 TX_BE0P 1 0
C4107 R4117 R4120 TX_BE1N 22
21 TBD
C4106 DMP3098L-7 + C4108 C4110 C4112 C4113 TX_BE2N TBD 1
20
G

0.1u/25V Q4104 TX_BE1P


1u/16V 100u/25V 0.1u/25V 10u/25V 10u/25V TX_BE2P 19
4.7K NC/1.5K TX_BECKN 18
R4118 47K +12VMOS_G 17
TX_BECKP 16
D4101 1N4148WFL TX_BE3N 15
LO=>PWR OFF 14
HI=>PWR ON
C

Q4102 TX_BE3P 13
R4121 4.7K B C4111 TX_BE4N 12 SCHEMATIC1
13 LVDS_PWR_EN 11
10
PMBT3904 0.1u/16V TX_BE4P
9 Document Number : SIZE : APPRO BY :
E

8
7 MT5396 NAFTA A3
6
5 TITLE :
4 CHECK BY :
LVDSVDD 3 17.LVDS OUT
2
41

1
NC/2x20 1.0mm 180 DATE : Thursday, November 22, 2012 DRAWN BY :

17
Rev : Micky/CY
SHEET OF 18 01

74
CN101 is a connector for connecting AC Power.F102 is fuse to protect all the circuit AC. Input
voltage is single 120V. CY101, CY102, CY103 are used high frequency noise of primary between
common GND.LX103,LX104,CX101, CX102 is used to filter low frequency noise. RX101, RX102
3

DIO--WKBJ
KBJ1008G_FC1
BD101
4 1
- +
DP106
PR1007G
2

DIO--DO41

and RX103 are used to discharge CX101 and CX102 remnants voltage
DP107
VZ102 FR10-10-LF
560V DIO--DO41
RES--RT-WD160-075
2 1
CY 106 CY 107
1000p/250V 1000p/250V
CY 108
2200p/250V
VCC_PFC

75
2

Fig.7
LX104 SG1
11.0mH 300V
3 2 OTHER--SPARK-GAP-070
1

4 1
CX102
0.33u/275V
2

RT101
NTC 2.5/8A
RES--RT-WD165-075
1
[2]POWER SCHEMATIC DIAGRAM

CY 102 CY 101
1000p/250V 1000p/250V
1) AC Input and EMI Filter:(fig.7)

CY 103
2200p/250V
LX103
11.0mH
3 2
4 1
CX101
0.33u/275V
R1206 R1206 R1206
RX103 RX101 RX102
470K 470K 470K

2
VZ105 2 1
560V
RES--RT-WD160-075 VZ101
560V

1
RES--RT-WD160-075

1
SG105 F102 F101
6200V 5A/250V NC/5A/250V
FUSE--250 FUSE--250
1 5

2
3 CN101
A3963WR2-5P-A
CON--FOX-HF9905
2) Standby Control&DC-DC&ACD Circuit:(fig.8)
Fig.8

B+

BD+ RM104 CM104 ZD102


68K 2W 2200p/630V P6KE150A
RES--2W-150 CAP--CP-1007-075 DIO--DO15
BD+
RM106
NC/NC
R1206

RM107
20K
RM109 R1206
NC/NC
R1206 DM103

FR10-10-LF
DIS UM102 TM101
RM110 DIO--DO41
NC/NC INN801BGS RM111 3
R1206 20K LB104
R1206 65
1 8 1
COMP EN/DIS HV
. . 6
CM101 7
2 7 TRS--WTO220-GDS-202B 1000p/1kV 8
COMP NC R0805-P
RM114 RM115
NC/NC
R0805-P
CM113
1000p/50V CM114 3 6
DM104 47 1%
QM104 5
. 9

D
1000p/50V CS VDD QM12N70F 10
CM115 CM116 1N4148WFL
220p/50V 0.1u/50V CM117 4
4 5 G 100p/1kV
GND GATE RM116
100 RM117 SPT-004
R0805-P

S
10K
270 R1206

RM118
R1206
RM101
0.24 2W
VCC1
VCC
RM120
2
DM108 R1206 DM105

1N4148WFL FR10-10-LF
CM123 + DIO--DO41
10u/50V
CAP--CE-D050-050

Fig8
+12V1 +12V2
Standby 10V and PSON=12.3V
RM205
1K 1%
CM134
0.1u/50V
RM132
2K 1% RM133
R1206 NC/NC RM135 CM135
COMP R1206 20K 1% 100p/50V
R0805-P
IC--LTV817M RM137
5.1K 1%
UM105 R0805-P QM101
LTV-817M-C CM138 MMBT4401 R1206
4 1 0.1u/50V RM146
C

RM140 TRS--SOT23-BEC 100K 1%


RM147 20K 1% B
3 2 CM142
PSON
0.01u/50V R0805-P
2

3 33K 1%
E

R0805-P CM143 RM149


1 0.1u/50V 1M
C0805-P R0805-P
1

UM106
2 AS431 RM154
IC--TO92-RAC 6.8K 1%
R0805-P

Fig.9

76
VCC1 +5V

BD+

CM152 CM151
1u/50V 1u/50V
RM160
100K 1% RM161
R0805-P 10K 1% RM165
R0805-P 10K
RM164
RM163 R0805-P
1M 1% DIS NC/NC
R1206

UM107
LTV-817M-C
1 4 R0805-P
RM169
RM168 RM177 ACD
1M 1% NC 2 3 NC/NC
R1206 R1206 DM109

C
1N4148WFL
RM170 B QM110
1M 1% MMBT4401
R1206 RM175 RM151
C

47K 1% CM159

E
1u/50V NC
ZD104 B QM111 RM172 R0805-P
5.6V 5% 20mA MMBT4401 NC/NC C0805-P
R0805-P RM173
RM176 100K 1%
E

RM174 100K 1% CM158 R0805-P


390K 1% CM148 0.1u/50V
R0805-P 0.47u/50V

IC--HSOP8L
UM103 +5V
+12V2 RT8298
R0805-P CM105 LM101
RM181 1u/50V 2.8uH
8 2 22 IND--LC-D140-100
VIN BOOT
7 1
D

CM119 CM118 EN SW
1u/50V 1u/50V 3 4 QM122
VCC BG RM119
G P3203CMG RM180 100K 1%
CM120 5 6 TRS--SOT23-GSD-P 22 R0805-P
GND

1u/50V GND FB R0805-P + CM124


S

CM122 CM121 1000u/10V CM162


0.1u/50V 1u/50V CAP--CE-D100-1016R 0.1u/50V
9

R0805-P
RM199
100K 1% CM161 RM122
2200p/50V 18K 1%
R0805-P

RM124
NC/73.2k 1%
R0805-P
R0805-P
12V to 5V/4A module RM126
C

QM121 100K 1%
B
PSON
MMBT4401

5V down to 4V for power saving


E

CM126 RM125
0.1u/50V 1M
R0805-P

BD101 is a rectifier in which there are 4 build-in diodes, inverting AC to DC. CP110,CP111
is used to smooth the wave from rectifier. F102 is a fuse resistor to protect the following circuit
when inrush current is too large.
UM102 is a current-mode PWM controller with excellent power-saving operation, It features a
high-voltage current source to directly supply the startup current from two half-wave rectifier diodes
further to provide lossless startup circuit. Max start-up current for UM102 is 10mA, When current
flow from two half-wave rectifier diodes through RM107 and RM111 gets to HV pin to start up
UM102, Meanwhile, the VCC supply current is as low as 550uA thus most of the HV current is
utilized to change the VCC capacitor CM123, When Vcc (Pin6) reaches UVLO(on) threshold ,The
UM102 is powered on to start issuing the gate drive signal , the high-voltage current source is then
disabled ,and the Vcc supply current is provided from the auxiliary winding of the transformer PIN3.
UM102 Pin3 is protection PIN.RM101 are sense circuit, UM102 detects the MOSFET current,
from the CS in. When CS pin over 0.73V, the UM102 will enter auto-recovery type protection,

77
Presenting a hiccup mode. The gate-out will not resume switching until OCP falls below 0.67V.
UM102 Pin1 is OVP protection PIN.It receives ON/OFF signal from secondary scalar
controller. If the voltage of EN/DIS pin exceeds the enable threshold voltage 1.2V or EN/DIS pin is
floating, the system will be start-up. However, if the voltage of EN/DIS voltage is below the enable
threshold voltage 0.8V, the system will be shut down completely and consume almost zero power.
For low standby power application, it's important to make current in this path
as small as possible. The deglitch delay time of the disable function is about 20us. The internal
bias current of EN/DIS is 2uA. For low power consumption, it's a high impedance pin. Therefore,
proper layout is necessary for noise immunity. If capacitor is unavoidable, capacitor value
should be carefully calculated and not to influence system operation.
UM102 control 12V output , UM103, LM101 construct buck circuit to output 5V. UM102, LM102 ,
QM104 construct buck circuit to output 12V.
ACD circuit is to make the backlight shutdown in time as son as AC input turn off .When
AC input turn on , the ACD signal will output a low voltage, then the main board receive this
low voltage to make backlight work normally. When AC input turn off , the ACD signal will
output a high voltage, then the main board receive this high voltage to make backlight
shutdown.

78
[3]KEY SCHEMATIC DIAGRAM

PULL HIGH 10K, Tolerance:5% ME. Top Down Sequence

GND,
POWER_KEY INPUT MENU VOL- VOL+ CH- CH+

To IF BD: ADC1
CN901
5

1 ADC1
NC/4P 1.25mm 90 2 To IF BD: ADC0
ADC0
3
4
6

C908 C909 R901 R902 R903 R904 R905 R906 R907


1000p/25V 1000p/25V 0 4.32K 1% 8.2K 1% 8.2K 1% 4.32K 1% 2.2K 1% 0

D901 D902
0.055p/24V 0.055p/24V
INPUT VOL- VOL+ CH+
POWER_KEY MENU
CH-
3 4 3 4 3 4 3 4 3 4 3 4 3 4

SW901 6 SW902 6 SW903 6 SW904 6 SW905 6 SW906 6 SW907 6


TACT-1.5 5 C901 TACT-1.5 5 C902 TACT-1.5 5 C903 TACT-1.5 5 C904 TACT-1.5 5 C905 TACT-1.5 5 C906 TACT-1.5 5 C907
NC/1000p/25V NC/1000p/25V NC/1000p/25V NC/1000p/25V NC/1000p/25V NC/1000p/25V NC/1000p/25V
1 2 1 2 1 2 1 2 1 2 1 2 1 2

CN902 ADC1
5

4P 1.0mm 90 1 ADC0
2
3
4
6

MTK Platform ADC value (@ left side) MTK Platform ADC value (@ right side )

Fnunction(ADC1) POW ER INPUT MENU Fnunction(ADC0) POWER INPUT MENU VOL-

Fnunction(ADC0) CH+ CH- VOL+ VOL- Fnunction(ADC1) CH+ CH- VOL+

Volta ge 0V 0.59V 1.01V 1.48V Voltage 0V 0.59V 1.01V 1.48V

Document Number : SIZE : APPRO BY :


A3
TITLE :
CHECK BY :
01 : KeyPad

DATE : Wednesday, August 29, 2012 DRAWN BY :


Rev :
SHEET 1 OF 1 V00

79
[4]IR SCHEMATIC DIAGRAM
+5VSB

R101
22 +5VSB
U101
FM-1038FN-5CN
3 IR_Vcc ADC_SDA

7
VCC IR 6
2 IR_Vout IR 5
VOUT 4 CN101
1 LED1_G 3
GND C106 LED2_R 2 6P 1.25mm 180
1

8
4 0.1u/16V
GND D103
D108 C107 NC/33p/8V C102
NC/33p/8V 100p/50V D106 0.1u/16V
NC/33p/8V
C103 C104
1000p/50V 1000p/50V

For NAFTA For Others


26/32/42/46 +5VSB
Dual LED
LED1_G
LED2_R

Red Only R: off U103


R: off G: on ALS-PDIC17-77C/TR8
R116 240K 1%
D101: NC D101 1 6 Light_Sensor_I2C ADC_SDA
R106 D102 D102: NC VCC VOUT
R107
1.5K 0 2 5
GND GND C109
R114 1u/16V
3 4 200K 1%
GND GND
3

1
1

D101
G
R

D102 LED SMT R/G


NC/LTST-C190KRKT
2

IR, LED, Light Sensor Board


Document Number : SIZE : APPRO BY :
Custom
TITLE :
CHECK BY :
01 : IR

DATE : Friday, December 07, 2012 DRAWN BY :


Rev :
SHEET 1 OF 1 V00

80
CHAPTER 9.PARTS GUIDE

[1] SPARE PARTS LIST


LC-50LE650U

Recommended Spare Parts List


Material 751205600-600-G

Region NA

Description LC-50LE650U

Updated date 2012/12/25

Object
Item Catalog Component no. Usage Photo
description
LCD
Module,TFT,TV,50I
nch,1920x1080,35
1 Panel 9JY76040SH00531G 1
0cd/m**2,5000:1,8.
5ms,G,V500HK1-L
E6

LC-50LE650U/CTN
2 9JY0150CTN04100 1
04,Mother Board

LC-50LE650U/CTN
3 9JY0950CTN04000 1
04,Power Board

PCBA

LC-50LE650U/CTN
4 9JY0350CTN04000 1
04,Keypad Board

LC-50LE650U/CTN
5 9JY0450CTN04000 1
04,IR Board

81
Wireless
Card,PCI-E,IEEE8
6 9JY060204D00600G 02.11b/g/n,Ralink 1
RT5390U,G,WFU0
1-SP

ASSY FRONT
7 9JY00900012646 1
BEZEL,CTN04

ASSY
8 9JY00900012644 1
BASE ,CTN04

ASSY NECK
9 9JY02510014742 1
SUPPORT,CTN04

KEY
10 9JY02510014741 1
HOLDER,CTN04

Cosmetics

ASSY
11 9JY00900012645 BACKCOVER,CTN 1
04

SPEAKER
12 9JY00900012642 HOLDER-LEFT,CT 1
N04

SPEAKER
13 9JY00900012641 HOLDER-RIGHT,C 1
TN04

FUNCTION
14 9JY00900012643 1
KEY,CTN04

82
15 9JY00910012639 IR LENS,CTN04 1

ASSY IF
16 9JY02510015269 SHIELDING,CTN0 1
4

Panel Holder,
17 9JY02510014738 13
CTN04

AC
18 9JY01211019663 1
COVER,VT464D

LCD Cable
19 9JY35102020033TG Assembly,250mm, 1
+10/-0mm,G

ACPower
Cable,1.6m+0.10,+
/-50mm,18AWG,5P
20 9JY35071BN00H36G 1
IN
Cable
pitch=3.96mm+2PI
N,G
FFC Cable
Assembly,570mm,
21 9JY35110JR0033TG 1
+/-3mm,0.5mm,41,
G
FFC Cable
Assembly,493mm,
22 9JY35110JS0033TG 1
+/-3mm,0.5mm,51,
G

83
LCD Cable
23 9JY351021M0033TG Assembly,425mm, 1
+10/-0mm,G

LCD Cable
24 9JY35102010033TG Assembly,770mm, 1
+15/-0mm,G

Internal
Antenna,2.4GHz,3.
25 9JY79011AM00600G 5dBi,30mm*6.7mm 1
*0.4mm,G,WA-P-L
B-01-027
Internal
Antenna,2.4GHz,3.
26 9JY79011AN00600G 5dBi,30mm*6.7mm 1
*0.4mm,G,WA-P-L
B-02-056

SpeakerUnit,6ohm,
27 Speaker 9JY57020SB00975G 10W,G,YDT40110 2
F-RB01F6-R1

Remote
Controller,IR,NEC,
28 Accessory 9JY600154000579G 1
999.9999nm,5m,G,
RRC1001B60XXE

29 Screw 9JY06000013520 SCREW 4

84
[2]CABINET PARTS

LC-50LE650U

85
86
[3]SUPPLIED ACCESSORIES
LC-50LE650U

Item Sharp PN DESCRIPTION


1 9JY 600154000579G Remote Controller,IR,NEC,999.9999nm,5m,G,RRC1001B60XXE
2 9JY89010330021YG Primary Battery,1.5V,Zn-Mn Battery,44.5mm*10.5mm,G,GLR03A
9JY00900012644 ASSY BASE,CTN04
3
9JY06005013236 SCREW,B,CROSS,M5*44.5,Zn-black
4 9JY08300012135 USER MANUAL,CTN04
5 9JY08300012247 CONNECTION GUIDE,CTN04

87
[4]PACKING PARTS

LC-50LE650U

88
LC-50LE650U
17 9JY8402017527 FILM,PE 500mmx900M ROHS 1

16 9JY8400018097 CARTON LABEL,BLANK,LED,MEXICO 1

15 9JY8400019969 TAPE,WRAPPING TYPE,150000MMX68MM 0.0067

14 9JY8300012136 KIT,ACCESSORY,CTN04 1

13 600153E00579G Remote Controller,IR,NEC,999.9999nm,5m,G,RRC1001B60XXE 1

12 9JY6001013520 ASSY SCREW FOR END CUSTOMER,CTJ01 1

11 9JY8400707197 TAPE, PP (#1100,CLEAR) 72MMX55M 0.0164

89010330021YG Primary Battery,1.5V,ZnMn Battery(


10 1
890103200GM8G ),44.5mm*10.5mm,G,GLR03A

9 9JY8300012432 CUSHION TOP,CTN04 1

8 9JY900012644 ASSY BASE ,CTN04 1

7 9JY8300012019 BAG LDPE L600xW350xT0.05MM,CTN04 1

6 9JY8301011834 EPE-MIDDLE,CTN04 1

5 9JY8300012434 CUSHION MIDDLE,CTN04 1

4 751205600600G TV 1

3 9JY8300012020 BAG EPE PO L1250xW800xT0.5x0.05mm,CTN04 1

2 9JY8300012433 CUSHION BOTTOM,CTN04 1

1 9JY8400011326 CARTON NAFTA,CTN04 1

Items Parts No Description Q'ty

89

Вам также может понравиться