Академический Документы
Профессиональный Документы
Культура Документы
Ans. The Chip Enable (CE) signal is active low for 8155, whereas it is
active high for 8156.
* An internal decoder.
Ans. No, it is not. This is because ALE, IO/ M , RD and WR signals of 8085
can be connected directly with 8155.
Ans. The different combinations on the address lines A2, A1, A0 select one
of the above, as shown:
0 0 0
0 0 1 ===>> Port A
0 1 0 ===>> Port B
0 1 1 ===>> Port C
1 0 0 ===>> LSB Timer
1 0 1 ===>> MSB Timer
The other five (viz., A7 to A3) on the address lines are as: 0 0 1 0 0. Thus
A7 A6 A5 A4 A3 A2 A1 A0 ===>> Address Register/Port/Timer
0 0 1 0 0 0 0 0
20H Control/Status
register
0 0 1 0 0 0 0 1 ===>> 21H Port A
0 0 1 0 0 0 1 0 ===>> 22H Port B
0 0 1 0 0 0 1 1 ===>> 23H Port C
0 0 1 0 0 1 0 0 ===>> 24H LSB timer
0 0 1 0 0 1 0 1 ===>> 25H MSB timer
= 1 and RD = 0. The control register can never be read. For any future
reference, the
8. Draw the control word format and discuss the same in detail.
Ans. The control word loaded in the control register configures the different
ports and the timer of 8155. The control word format is shown below:
The control register contains eight latches. The content of the lower 2 bits,
viz., D1 D0 configure ports A and B as input/output. Bits D3 and D2
configure bits PC0 PC5 of port C (Port C is a 6-bit port while ports A and
B both are of 8-bits) and can have four combinationsALT1, ALT2, ALT3,
ALT4 depending on the combinations of D3 and D2. Bits D5 and D4 are
enable/disable pins for ports A and B respectively which enable/ disable the
internal flip-flop of 8155. Bits D7 and D6 contain the timer commands.
Input Output
Port Port
9. Draw the status word format and discuss the same. Ans. The status
word format of 8155 is given below:
It has seven latches. Bit D7 is the dont care bit. Bit D6 contains the status
of the timer. Bits D5 D3 pertain to status of port B while bits D2 D0 to
that of Port A.
10. Discuss the timer section of 8155 and discuss its operating
modes.
Ans. The timer section consists of two 8-bit registers. 14-bits of the two
registers comprise to specify the count of the timer, which counts in a
count-down manner. Contents of bits 6 and 7 of the most significant byte of
the register decide the mode of operation of the counter. The following
shows the timer register format. The timer section needs a TIMER IN
pulse, which is fed via pin 3 of 8155. A square wave or a pulse
is obtained via pin 6 (TIMER OUT) when the terminal count (TC) is
reached. The maximum and minimum values of the count down timer are
3FFH and 002H respectively. A single square wave or a continuous square
wave or a single pulse
The following figure shows the nature of the outputs for the different
modes.
11. What happens when a high is applied on RESET ?
Ans. A high reset input resets the counter. To restart counting after
resetting, a START command is required through the control register.