Debre Tabor University

Faculty of Technology
Department of Electrical and
Computer Engineering

Microcomputers and
Course Title Interfacing

Program Regular

Course Code ECEg4161

B.Sc. in Electrical and Computer

Engineering
Degree Program
Achamie A.
Course Instructor Tewodros S.

Course
Coordinator

ECTS 6

32 Lecture hrs, 16 Tutor, 48

Students Laboratory hrs and 64
workload
Home study hrs
4th Year Computer, Control &
Communication
Target Group
Engineering students
Year/Semester 4th/I

ECEg3143- Computer Architecture

and
Prerequisites
Organization
Core Electrical Engineering

1 Tewodros S. & Achamie A.

Status of the
course

Lecture days & ..

Hours:

Course Objective and Competency

After successfully completed this course, the student should be able to:

Get knowledge of the internal architecture of a microprocessor.

Write efficient codes in assembly languages.

Understand and handle interrupts.

To interface Microprocessors with peripheral devices.

Use Microprocessors to develop microcontrollers.

2 Tewodros S. & Achamie A.

Course Description

The Microcomputers and interfacing course intends in getting the concepts

to the mastering of basic microcontroller and microcomputers. The
discussion of the course will be based around the 8086 Intel
microprocessor. The course will begin by introducing the microprocessors
and microcontroller evolution in their historical background. The art of
bringing hardware and software together will be explored. The two most
common computer architectures, the Reduced Instruction Set Computing
(RISC) and the Complex Instruction Set Computing (CISC) will also be
explained. The overall 8086/8088 architecture with a close look at the
register, memory, bus, and IO organization will be covered. Having
discussed the concept of the architecture, the course will then pass to
getting to know with the instruction sets of the 8086. The most important
instruction set will be given emphasis and soon after that, hardware
programming will be taught. The hardware programming or the storing of
a program will take two tours. The first will be assembly language
programming route and the second will be high level hardware
programming. The high level language programming can take various
languages into the programming task like Mikro C. Subroutines and
interrupts shall be handled in programming to enable students get the art
of real time applications. Next shall be the skill of interfacing
microcontrollers with various peripherals devices that help bring up real
applications. Finally bringing all things together, students will be made
able to design microcomputers for various devices. This will help them in
developing hardware based controllers in embedded concepts.

Unit objectives: Contents Delivery Domain Deliver

At the end of Method & y
this unit, Hierarc weeks
students will be hy
able to:
CHAPTER 1: INTRODUCTION TO MICROPROCESSORS &
COMPUTERS

1.1 Identify 1.1. Evolution of brain 1.1 KL1 Weeks

evolution of the the Intel storming, 1.2 KL2 (1-2)
Intel processors processors interactive
1.2 Identify 1.2. History of lecture,
history of Microprocessor group

3 Tewodros S. & Achamie A.

Microprocessors s discussion
CHAPTER 2: THE 8086 MICROPROCESSOR ARCHITECTURE

2.1. Identify 2.1. Features of brain 2.1. KL1 Weeks

features of 8086 8086 storming, 2.2. KL2 (3-5)
2.2. Explain 2.2. Architecture interactive 2.3. KL2
architecture of of 8086 lecture, 2.4.KL2
8086 2.2.1. Bus group 2.5.KL2
2.2.1. Explain Interface Unit discussion 2.6.KL2
Bus Interface Unit (BIU) individual
(BIU) 2.2.2. Execution assignmen
2.2.2. Explain Unit (EU) t
Execution Unit 2.3. Register
(EU) Organization
2.3.Explain 2.3.1.General
Register purpose
Organization registers
2.3.2. Segment
2.3.1. Explain
Registers
General purpose
2.3.3.Pointers
registers
2.3.2. Describe and Index
Segment Registers
Registers 2.3.4. Flag
2.3.3.Describe Registers
Pointers and 2.4 Pin
Index Registers descriptions of
2.3.4. Describe 8086
Flag Registers 2.5.Maximum
2.4.Describe Pin and Minimum
descriptions of Mode of
8086 Operation
2.5. Explain 2.6. Memory
Maximum and Segmentation
Minimum Mode of
Operation
2.6.Explain
Memory
Segmentation

CHAPTER 3: 8086 MICROPROCESSOR PROGRAMING &

4 Tewodros S. & Achamie A.

 INSTRUCTION SETS

3.1.Explain 8086 3.1.8086 brain 3.1. KL2 Weeks

Addressing Modes Addressing storming, 3.2. KL2 (6-10)
3.1.1.Describe Modes interactive 3.3. KL2
data Addressing 3.1.1.Data lecture, 3.4. KL2
Modes Addressing group 3.5. KL3
3.1.2. Describe Modes discussion, 3.6. KL3
Program Memory 3.1.2. Program 3.7. KL3
Addressing Modes Memory Group 3.8. KL3
3.1.3. Describe Addressing Assignme 3.9. KL3
Stack Memory Modes nt or 3.10.KL3
Addressing Modes 3.1.3. Stack projects 3.11.KL3
3.2. Explain Memory 3.12.KL3
instruction Set of Addressing
8086 Modes
3.2.1. Data 3.2. Instruction
Movement Set of 8086
instructions 3.2.1. Data
3.2.1.1. Explain Movement
MOV instructions instruction
3.2.1.2. Explain 3.2.1.1. MOV
PUSH/POP instructions
instructions 3.2.1.2.
3.2.1.3. Explain PUSH/POP
Load effective instructions
address 3.2.1.3. Load
3.2.1.4. Explain effective address
String Data 3.2.1.4. String
transfer Data transfer
instructions instructions
3.2.1.5. Explain 3.2.1.5.
Miscellaneous Miscellaneous
Data Transfer Data
Instructions Transfer
3.2.2. Explain Instructions
Arithmetic and 3.2.2. Describe
Logic instruction Arithmetic and
3.2.3. Addition Logic instruction
3.2.4. 3.2.3. Addition
Subtraction 3.2.4.
3.2.5. Subtraction

5 Tewodros S. & Achamie A.

Comparison 3.2.5.
3.2.6. Comparison
Multiplication 3.2.6.
3.2.7. Division Multiplication
3.2.8. BCD and 3.2.7. Division
ASCII Arithmetic 3.2.8. BCD and
3.2.8.1. BCD ASCII Arithmetic
Arithmetic 3.2.8.1. BCD
3.2.8.2. ASCII Arithmetic
Arithmetic 3.2.8.2. ASCII
3.3. Explain Arithmetic
Basic Logic 3.3. Basic Logic
Instructions Instructions
3.3.1. Shift 3.3.1. Shift
3.3.2. Rotate 3.3.2. Rotate
3.4.Explain String 3.4. String
Instructions Instructions
3.5. Describe 3.5. program
program Control Control Transfer
Transfer Instructions
Instructions 3.6.CALL and
3.6. Describe RET Instructions
CALL and RET 3.7. JMP
Instructions Instruction
3.7. Describe JMP 3.8. Conditional
Instruction Jump
3.8. Describe 3.9. Iteration
Conditional Jump Control
3.9.Iteration Instructions
Control 3.9.1.Process
Instructions Control
3.9.1. Prepare instructions
Process Control 3.9.2.Describe
instructions External
3.9.2. Hardware
Demonstrate Synchronization
External Instructions
Hardware 3.10. Interrupt
Synchronization Instructions
Instructions 3.11.Assembly
3.10. Language
Demonstrate Programming

6 Tewodros S. & Achamie A.

Interrupt 3.11.1. Some
Instructions Assembly
3.11.Writing Language
Assembly Programs
Language 3.12.
Programming Programming
3.11.1. Write with Assembler
Some Assembly 3.12.1.
Language Assembling
Programs Process
3.12.Explain 3.12.2. Linking
Programming with Process
Assembler 3.12.3.Debuggi
3.12.1.Explain ng Process
Assembling
Process
3.12.2.Explain
Linking Process
3.12.3.Explain
Debugging
Process

CHAPTER 4: INTERFACING

4.1.Explain Basic 4.1. Basic IO brain 4.1. KL2 Weeks

IO Interfacing Interfacing storming, 4.2.KL4 (11- 16)
4.1.1. Explain 4.1.1. Parallel I/O interactive
Parallel I/O 4.1.2. lecture,
4.1.2. Explain Programmed I/O group
Programmed I/O 4.1.3. I/O Port discussion,
4.1.3. Address home taken
Demonstrate I/O Decoding group
Port Address 4.2.Programmab assignment,
Decoding le Peripheral May have
4.2.Demonstrate Interface (PPI) Project
Programmable 4.2.1. on PIC
Peripheral Programming
Interface (PPI) 8255
4.2.1.Demonstrat 4.2.2. Operation
e Programming Modes of the
8255 8255

7 Tewodros S. & Achamie A.

4.2.2.Demonstr
ate Operation
Modes of the
8255
Optional:
Introduce PIC
microcontrollers

Course policy
Class activities will vary day to day, ranging from lectures to
discussions. Students will be active participants in the course.
Active participation in class is essential and it will have its own value
in your grade
Academic dishonesty, including cheating, fabrication, and
plagiarism will not be tolerated.
You are required to submit and present the assignments provided
according the due time allocated.
80 % of class attendance and 100% of the lab attendance is
mandatory! Please try to be on time for class.
Cell phones MUST be turned off before entering the class.
Assessment
Assignment .10%
Quiz ...5% to 10%
Group work.10% (if no
lab)
Lab activity..20%
Test.25% to 30%
Final Exam..40%
References
1. .Douglas V Hall, Microprocessors and Interfacing-Programming and Hardware,
2nd Edition, Tata McGraw-Hill Publishing Company Limited, NewDelhi-2002.
2. Ramesh S Gaonkar, Microprocessor Programming and Interfacing using 8085,
Penram Publications, 4th Edition, 2003
3. A.K.Ray, K.M.Bhurchandy, Intel Microprocessors-Architecture, Programming and
Interfacing, McGraw-Hill International Edition, 2004
4. Microprocessors and Interfacing, first Edition, 2009. A.P Douglas and D.A Douglas

8 Tewodros S. & Achamie A.

9 Tewodros S. & Achamie A.