Академический Документы
Профессиональный Документы
Культура Документы
Career Objective:
To be part of an organization, which utilizes my skills and its process of growth, challenges and
changes, while giving me ample opportunity to learn and enrich my competencies, so as to make
meaningful and substantial contribution in my professional career.
Professional Experience:
Physical Design Intern in Semicon TechnoLabs Pvt Ltd.
Technical Skills:
Good in Digital Electronics
Good in fundamentals of CMOS
Good knowledge in Synthesis and Physical design fundamentals.
Good knowledge in Floor planning, Placement, Clock tree synthesis and Routing.
Good knowledge in Physical verification.
EDA tools- Cadence Encounter (RTL to GDSII).
Good knowledge in documentation tools like MS-Word, MS-PowerPoint and MS-Excel.
Educational Qualifications:
BE in 2017 with 7.94 CGPA from Sri Venkateswara College of Engineering and Technology.
1
Role : Floor Plan to Route
Project 2:
Technology : 28nm
Instance Count : 300K
Hard Macros : 35
Frequency : 500 MHz
Tools Used : Cadence Encounter
Role : Floor Plan to Route