Академический Документы
Профессиональный Документы
Культура Документы
Design Setup:
This is the first step in PNR flow, Inside design setup we have to peform below
steps.
a) Technology ndm files (or) .TF files, TLU + files , Layer Mapping files.
b) Reference files: Tech ndm files , Std cells ndm files and macros ndm files.
c) Verilog GLNL (Topcell name .V)
d) SCANDEF(Topcell name.SCANDEF)
e) Load UPF, Commit UPF and Connect PG net.
f) MCMM /SDC.
g) SAIF or VCD files.
Tech.tf: Contains information about Metal layers, via's etc..like min width,min
spacing,max width,pitch etc.Foundry provided
Layer Map: Contains layer matching/mapping information between Tech.Tf and TLU+
files.Foundry provided
Verilog Netlist (.V) : Name of this file has Top cell name .V, Inside this verilog
NL we will be having top cell module which is the mother if all modules and
contains ports information , memories etc. This files gave many modules and
instances defined.Synthesis provided
SCANDEF: This file contains no.of scan chains and Start and stop of each scan chain
including elements of each scan chain.DFT provided
SDC: Functionla SDC contains regular clk's which are of higher freqency compared to
test SDC
During MCMM we load funcional and Test SDC at the same time for the tool to
optimize the timming for both modes at the sametime.Here tool switches from
functional to test mode and Viceversa using the set case analysis defined in SDC's.
SDC contains:
create_clk,create_generated_clk,definitions
set_driving_cell for i/p ports
set_load for o/p ports
set_clk_uncertainity for clk's
set i/p delay for ip ports w.r.t clk
set o/p delay for op ports w.r.t clk
clks can be real or virtual clk
Timing exception which includes set_false_path,set_multi cycle path, Set_max delay
and set_min delay.
VCD (OR) SAIF: these files are provided by GLS (Gate Level Simulation) contains
switching activity information of the design.
Step2: Define Min, Max layers and routing direction for metal layers using Tech.TF
files.
Objective : Objective of floor plan is to get least possible die area which
satisfies routing congestion and timming.
Timing quality is measured using wire lenght of each metal layer after floor plan
Questions: