MAHATMA EDUCATION SOCIETY’S

PILLAI HOC COLEGE OF ENGINEERING AND TECHNOLOGY,

RASAYANI

Question Bank
CONTROL SYSTEM-II
Semester VII

Department of Electrical Engineering

 Question Bank for Control System-II(CS-2- Sem VII)

SYLLABUS AND SCHEME OF EXAMINATION

Course
Course/Subject Name Credits
Code
Control System-II
EEC704 5
Objectives
 Learning how to improve performance of any system using various techniques like state
space, Bode plot, and Digital control
 Learning the automation of systems using PLC.
Outcomes:
 Students will have knowledge of different compensating methods and the
automation of basic systems using PLC

Module Detailed Contents Hrs.

01 Introduction to controllers and controllers Design:

Lag, lead and lead-lag network, cascade and feedback compensation and
concept of Proportional, Integral and derivative controllers (all these with
6
no numerical), design of gain compensation, lag, lead, lag-lead
compensators through frequency response technique (simple design
problems).
02 PID controllers: Introduction to different form of PID controllers,
textbook and industrial form, issues in implementation of industrial PID,
4
and modifications in the form of PID controllers, reverse acting controller.

03 Design Via state Space: Introduction to controller design via gain

adjustment, controllability, alternative approach to controller design,
12
introduction to observer(estimator), observability, alternative approach to
observer design, steady state error design via integral control..
04 Digital control System: introduction to digital control system, Modeling
the digital computer, Pulse transfer function, Block diagram reduction,
concept of stability in digital control system, Digital system stability via the
10
s-plane (using Routh-Hurwitz) Steady state error, Transient response on Z
plane (no numerical), cascade compensation via s-plane, implementation of
digital compensator.
05 Programmable Logic Controllers: Introduction to PLC, Input output
field devices, block diagram of PLC, input output module, power
supply,programming unit, processing unit, rack assembly, memory unit, 6
relay ladder logic circuit , addressing modes in PLC, relationship of data file
to I/O module.

COMPILED BY: Department of Electrical Engineering, PHCET, Rasayani Page 2

 Question Bank for Control System-II(CS-2- Sem VII)

06 Fundamentals of PLC programming:

PLC program execution, ladder diagram programming language,
instructions set of PLC, simple programs using these instructions, jump and
loop instruction, shift instruction, troubleshooting PLC.

Internal assessment consists of two tests out of which one should be

compulsory class test (on minimum 02 modules) and the other is either a
class test or assignment on live problems or course project.
End Semester Examination: Some guidelines for setting the question papers
are as, six questions to be set each of 20 marks, out of these any four
questions to be attempted students. Minimum 80% syllabus should be
covered in question papers of end semester examination.

MODULE 1
COMPILED BY: Department of Electrical Engineering, PHCET, Rasayani Page 3
 Question Bank for Control System-II(CS-2- Sem VII)

INTRODUCTION TO CONTROLLERS AND CONTROLLERS DESIGN

Contents Hrs

Lag, lead and lead-lag network, cascade and feedback compensation and
concept of Proportional, Integral and derivative controllers (all these with no 06
numerical), design of gain compensation, lag, lead, lag-lead compensators
through frequency response technique ( simple design problems).

Unit Contents Marks

1 Introduction to Controllers and Controllers Design 15M

Questions Marks
1. Compare lag and lead compensators along with electrical equivalent circuit 5M
and pole zero plot in s-plane(Dec-2015)
2. Draw the bode plot of a typical lag compensator. Why it is called as a lag 5M
compensator?(May-16)
3. From Bode plot perspective briefly explain how the lag network does not 5M
appreciably affect the speed of transient response. (Dec-16)
4. 1 10M
Given a unity feedback system with G ( s )=
s ( s+1 ) (0.5 s+1) . Use
frequency response method to design a lead compensator to yield (i)Steady
state error to a ramp input is less than 0.05.(ii).Phase margin more than 45
degree(Dec-15)
5. Use frequency response methods to design a lead compensator for a unity 10M
K (s +7)
feedback system where G ( s )= and the following
s ( s+5 ) (s +15)
specifications are to be met:

Percent overshoot=15%,Settling time=0.1 sec and Kv=1000(May-16)

6. Consider a unity feedback system with feed forward transfer function G(s)= 10M
K
s ( s+5 )( s+ 20) . The uncompensated system has Kv=10, %OS=55% and

COMPILED BY: Department of Electrical Engineering, PHCET, Rasayani Page 4

 Question Bank for Control System-II(CS-2- Sem VII)

Tp=0.5 secs. Use lead compensator to reduce the percent overshoot to 10%
while keeping the peak time and steady state error about the same or less.
(Dec-16)

COMPILED BY: Department of Electrical Engineering, PHCET, Rasayani Page 5

 Cont
ents
Diffe Question Bank for Control System-II(CS-2- Sem VII)
rent
form
of
PID
contr
M ODULE
ollers 2
Q
uestio PID CONTROLLERS
ns
Expla
in in Contents Hrs
brief
Introduction
differ to different form of PID controllers, textbook and industrial form,
ent
issues in implementation of industrial PID, and modifications in the form of PID
forms
controllers, reverse acting controller.
of 04
indus
trial
PID
contr
ollers(
May-
15)

MODULE
Write 5
a
short
DCnote
AND AC ANALYSIS OF DIFFERENTIAL AMPLIFIER
on
propo
rtiona
l Contents Hrs
band
Single
in and dual inputs and balanced and unbalanced outputs using BJT. FET 05
differential
case amplifier.
of
PID
contr
Unit
oller(
Contents Marks
Dec-
5. DC Analysis of Differential Amplifier 8M
15)
Questions Marks
Expla
1.in FET as differential amplifier(Dec-2013) 5M
revers
2.e Explain the AC analysis of Dual input Unbalance output differential 10M
acting
contrAmplifier(Dec-2013)
4.oller(Draw circuit for Wein bridge oscillator .Derive an expression for its 10M
Dec-
16) frequency of oscillation(May-2015)
5. Draw the circuit diagram dual input balanced output differential 10M
What
is
mean
COMPILED BY: Department of Electrical Engineering, PHCET, Rasayani Page 6
t by
integr
 Question Bank for Control System-II(CS-2- Sem VII)

amplifier and obtain voltage gain with the help of its AC equivalent
circuit(May-2013)
6. What is CMRR in case of differential amplifier? (May-2013) 5M
7. Draw and explain double ended and balanced output differential 10M
amplifier with the help of suitable equations(Dec-2014)

COMPILED BY: Department of Electrical Engineering, PHCET, Rasayani Page 7

 Question Bank for Control System-II(CS-2- Sem VII)

MODULE 6
OSCILLATORS

Contents Hrs

Positive feedback oscillators, frequency of oscillation and condition for

sustained oscillations of a) RC phase shift, b)Wien bridge, c)Hartley/ Colpitts 08
with derivations, crystal Oscillator, UJT relaxation oscillator

Unit Contents Marks

6. Oscillators 10M

Questions Marks

1. Barkhausen criterion for sustained oscillation(Dec-2013) 5M

2. Explain UJT as a relaxation oscillator in detail. Find frequency of 10M
oscillator(Dec-2013)
3. Derive the equation for frequency of oscillator of Colpitts oscillator. 10M
Also derive the condition for sustained oscillation(Dec-2013)
4. Explain the differences between LC and RC oscillators. Give examples 10M
of each of oscillators with frequencies(Dec-2013)
5. Draw circuit diagram for Hartly and Colpitt Oscillator .Compare them 10M
and also write formula for their frequency of oscillation(May-2015)

6 Write Short note on: UJT as relaxation oscillator(May-2015,Dec2014) 5M

7 Write short note on : Opto Oscillator (May-2013) 5M

8 Explain RC phase shift oscillator with the help of suitable diagram and 10M
equations(Dec-2014)

COMPILED BY: Department of Electrical Engineering, PHCET, Rasayani Page 8