A SEU Hardened Dual Dynamic

Node Pulsed Hybrid Flip- op with

an embedded logic module
by Rohan S Adapur

Submission date: 12-Apr-2018 03:36PM (UT C+0530)

Submission ID: 945493565
File name: 16MVD0071_T hesis_Draf t.pdf (3.88M)
Word count: 10005
Character count: 50507
A SEU Hardened Dual Dynamic Node Pulsed Hybrid Flip- op
with an embedded logic module
ORIGINALITY REPORT

17 %
SIMILARIT Y INDEX
10%
INT ERNET SOURCES
14%
PUBLICAT IONS
%
ST UDENT PAPERS

PRIMARY SOURCES

1
Rajesh Garg, Sunil P. Khatri. "Analysis and
Design of Resilient VLSI Circuits", Springer
3%
Nature, 2010
Publicat ion

2
mk-lab.org
Int ernet Source 1%
3
Rajesh Garg. "Analytical Determination of
Radiation-induced Pulse Width in
1%
Combinational Circuits", Analysis and Design of
Resilient VLSI Circuits, 2010
Publicat ion

4
www.deepdyve.com
Int ernet Source 1%
5
www.ijert.org
Int ernet Source 1%
6
ieeexplore.ieee.org
Int ernet Source 1%
7
linknovate.com
Int ernet Source
 1%
8
www.gigascale.org
Int ernet Source 1%
9
www.digchip.com
Int ernet Source 1%
10
www.godemi.com
Int ernet Source 1%
11
ijarece.org
Int ernet Source 1%
12
SheXiao Xuan, N. Li, J. Tong. "SEU Hardened
Flip-Flop Based on Dynamic Logic", IEEE
<1%
Transactions on Nuclear Science, 2013
Publicat ion

13
Tapan J. Chakraborty. "A TMR Scheme for
SEU Mitigation in Scan Flip-Flops", 8th
<1%
International Symposium on Quality Electronic
Design (ISQED 07), 03/2007
Publicat ion

14
Absel, Kalarikkal, Lijo Manuel, and R. K.
Kavitha. "Low-Power Dual Dynamic Node
<1%
Pulsed Hybrid Flip-Flop Featuring Efficient
Embedded Logic", IEEE Transactions on Very
Large Scale Integration (VLSI) Systems, 2012.
Publicat ion
15
www.ece.umd.edu
Int ernet Source <1%
16
ethesis.nitrkl.ac.in
Int ernet Source <1%
17
www.scribd.com
Int ernet Source <1%
18
libra.msra.cn
Int ernet Source <1%
19
ijaers.com
Int ernet Source <1%
20
www.pphmj.com
Int ernet Source <1%
21
Warren, Kevin M., Andrew L. Sternberg, Jeffrey
D. Black, Robert A. Weller, Robert A. Reed,
<1%
Marcus H. Mendenhall, Ronald D. Schrimpf,
and Lloyd W. Massengill. "Heavy Ion Testing
and Single Event Upset Rate Prediction
Considerations for a DICE Flip-Flop", IEEE
Transactions on Nuclear Science, 2009.
Publicat ion

22
Lavanya, S, and J Lisbin. "Self controllable
voltage level (SVL) for low power
<1%
consumption", 2012 IEEE International
Conference on Computational Intelligence and
Computing Research, 2012.
Publicat ion
23
Sudhanshu Janwadkar, Mahesh T Kolte.
"Design & implementation of high speed low
<1%
power scan flip-flop", 2016 IEEE International
Conference on Recent Trends in Electronics,
Information & Communication Technology
(RTEICT), 2016
Publicat ion

24
www.anchor-publishing.com
Int ernet Source <1%
25
J. Kumar, M.B. Tahoori. "A low power soft error
suppression technique for dynamic logic", 20th
<1%
IEEE International Symposium on Defect and
Fault Tolerance in VLSI Systems (DFT'05),
2005
Publicat ion

26
Kiat Seng Yeo. "An ultra low-power output
feedback flip-flop", The 2004 IEEE Asia-Pacific
<1%
Conference on Circuits and Systems 2004
Proceedings, 2004
Publicat ion

27
Xiaoxuan She, , N Li, R M Carlson, and D O
Erstad. "Single Event Transient Suppressor for
<1%
Flip-Flops", IEEE Transactions on Nuclear
Science, 2010.
Publicat ion

28
www.rroij.com
Int ernet Source <1%
29
Sudheer, A., and Ajith Ravindran. "Design and
Implementation of Embedded Logic Flip-Flop
<1%
for Low Power Applications", Procedia
Computer Science, 2015.
Publicat ion

30
docplayer.es
Int ernet Source <1%
31
Chong Zhao, Yi Zhao, Sujit Dey. "Intelligent
Robustness Insertion for Optimal Transient
<1%
Error Tolerance Improvement in VLSI Circuits",
IEEE Transactions on Very Large Scale
Integration (VLSI) Systems, 2008
Publicat ion

32
Sunil P. Khatri. "A robust, fast pulsed flip-flop
design", Proceedings of the 18th ACM Great
<1%
Lakes symposium on VLSI - GLSVLSI 08
GLSVLSI 08, 2008
Publicat ion

33
Zhao, Yuanfu, Suge Yue, Xinyuan Zhao, Shijin
Lu, Qiang Bian, Liang Wang, and Yongshu Sun.
<1%
"Single event soft error in advanced integrated
circuit", Journal of Semiconductors, 2015.
Publicat ion

34
repository.ntu.edu.sg
Int ernet Source <1%
csdl2.computer.org
 Int ernet Source

<1%
35

36
www.seas.upenn.edu
Int ernet Source <1%
37
Jagannathan, S., T. D. Loveless, B. L. Bhuva,
S.-J. Wen, R. Wong, M. Sachdev, D. Rennie,
<1%
and L. W. Massengill. "Single-Event Tolerant
Flip-Flop Design in 40-nm Bulk CMOS
Technology", IEEE Transactions on Nuclear
Science, 2011.
Publicat ion

38
H. Mahmoodi-Meimand, K. Roy. "Dual-edge
triggered level converting flip-flops", 2004 IEEE
<1%
International Symposium on Circuits and
Systems (IEEE Cat. No.04CH37512), 2004
Publicat ion

39
Yoshihiro Ichinomiya, Shiro Tanoue, Motoki
Amagasaki, Masahiro Iida, Morihiro Kuga,
<1%
Toshinori Sueyoshi. "Improving the Robustness
of a Softcore Processor against SEUs by Using
TMR and Partial Reconfiguration", 2010 18th
IEEE Annual International Symposium on
Field-Programmable Custom Computing
Machines, 2010
Publicat ion
Exclude quotes On Exclude matches < 10 words
Exclude bibliography On