Вы находитесь на странице: 1из 3

NAME: ANIRBAN BHATTACHARJEE.

ADDRESS: 11/C GOBRA GOROSTHAN ROAD KOLKATA 700 046


E-mail:anirbanphys@gmail.com
anirbanphys@yahoo.co.in
Phone No.+919038575834
NATIONALITY: Indian.

RELIGION: Hindu.

DATE OF BIRTH: 02 OCT 1983.

FATHER’S NAME: Somnath Bhattacharjee.

POSITION SOUGHT: VLSI Design Engineer


OBJECTIVE: Want to be an accomplished worker with demonstrated ability in a stable position
to teach, motivate, and directly contribute with maintaining high interest and achievement with
my skill and ability.

EXPERIENCE:
1. Presently appointed in Vidyasagar College (Dept of Electronics) as a part time lecturer.

2. Was hired by the R & D Cell of Border Security Force, H.Q Kolkata (for 2 Months) for
developing their own product into FPGA. Here I was appointed as a Team Leader. There
my role was to motivate the people in that organization by teaching them Verilog HDL
and Reconfigurable Hardware Technology.

PROFILE:
* Creative problem-solver and debugger.
* Work with a team.
* Enthusiastic self-starter who can boost productivity, cut costs, foster efficiency,
and ensure profitability and goal-driven achiever with strong organizational skills.

PROFFICIENCY:
Hard Skill : Digital and Analog Electronics, Microprocessor, Microwave devices,
Computer Architecture, Digital Signal Processing, VLSI design.
Assembly Level language: Intel 8085 microprocessor, Assembly language for
Texas Instruments ADSP6713 DSP processor.
Soft Skill:
Languages : C, Python, Verilog HDL, System Verilog Assertion (SVA).

Operating System: LINUX, Windows XP, Windows 2000.

Tools: Modelsim, VCS, ISE, Design Compiler, H Spice,SOC Encounter,


Electric, Atlanta, Hope, Fsim, Soparno, Cudd, Glu, Vis, Vl2mv,
Zchaff.
Technology: Logic Simulation, Functional and Timing checking,
FPGA and CPLD, Synthesis, Place and route,
Layout, Automatic test pattern generator, Fault simulation,
Binary Decision Diagram, Verification and
Synthesizer for FSM, CTL.

EDUCATION:

DEGREE BOARD/UNVERSITY/ YEAR MARKS PERCENTAGE


COLLEGE OF PASSING OBTAINED
M.Tech (Micro West Bengal University of 2010 6.45(Sem 1) 7.97 (DGPA)
Electronics and Technology 6.64(Sem 2)
VLSI Design) 8.78(Sem 3)
10.0(Sem 4)

M.Sc (Electronic Dinabandhu Andrews 2008 843 70.25


Sc.) College affiliated to
Calcutta University.

B.Sc(Physics Gurudas College 2006 422 54


(Hons.)) Calcutta University.

XII WBCHSE 2002 660 66

X WBBSE 2000 604 75

ACADEMIC PROJECTS:

* Successfully completed Low cost high frequency oscillator using frequency doubling
technique in M.Sc.

* Successfully finished the M.Tech Project work where I have interfaced different digital devices
with FPGA. In this project work, a GUI based pong game was implemented in FPGA. The input
had taken as PS2 keyboard (the controller for PS2 keyboard has designed and working
successfully). The output has taken as LCD monitor.
RESEARCH PAPER: In FOSET (Forum of Scientist Engineer and Technologist) M.Tech
project work has been accepted and it is published in the following name “A FULLY
HARDWARE BASED APPROACH FOR DEVELOPING AN EMBEDDED SYSTEM”

ACADEMIC AWARD: The M.Tech Project Paper has been awarded the third prize by the
honorable judges of the FOSET.

OTHER ARTICLES: I have an article which has published in Full Circle Magazine
(International Magazine for the UBUNTU LINUX Community), issue #40 – August 2010.

SPECIAL SKILLS: i. Willingness to learn team facilitator hard worker.


ii. Obedient.
iii. Comprehensive problem solving abilities.

INTERESTS: i. Other Microprocessors(8086,8088 etc).


ii. Microcontrollers.

HOBBY: i. Collecting different types of paisa.


ii. Observing new people.
iii. Making different Electronics circuit for household.

SPORTS: i. Cricket (Wkt. Keeper, Opener)


ii. Football (Defense)

EXTRA CURRICULAR: Captain of school cricket team.

DECLARATION:

I hereby declare that the above-mentioned information is correct up to my


knowledge and I bear the responsibility for the correctness of the above-mentioned particulars.

Place:Kolkata Anirban Bhattacharjee.

Вам также может понравиться