Академический Документы
Профессиональный Документы
Культура Документы
CMOS IC
LC7454A/M
Features
(1) Low power dessipation by CMOS process
(2) Stable signal extraction by integrated peak hold circuit and digital circuit.
(3) Operation Voltage range : 5V ± 10%
(4) Package LC7454A : DIP18
LC7454M : MFP20
Pin Assignment
DIP18 MFP20
1 VSS1 CP 18 1 VSS1 CP 20
3 LN26 VDD2 18
3 LN26 VDD2 16
4 O/E/CFOUT MOD1 17
4 O/E/CFOUT MOD1 15
5 HS/CFIN VCOR 16
5 HS/CFIN VCOR 14
6 DATA CVIN 15
6 DATA CVIN 13
7 SCKIN MOD0 14
7 SCKIN MOD0 12
8 CE VDD1 13
9 IOC SLICE 10 10 NC NC 11
LC7454A LC7454M
* VDD1and VSS1are power supply terminals for digital circuit. VDD2 and VSS2 are power supply terminals for analog
circuit. Connect there terminals as the following diagram in order to reduce the noise disturbance between two powers.
LC7454A/M
VDD1
Power
supply
VSS1
VDD2
VSS2
No.6685-2/16
LC7454A/M
Package Dimension
(unit : mm)
3007B
SANYO : DIP-18
Package Dimension
(unit : mm)
3036C
SANYO : MFP-20
No.6685-3/16
LC7454system block diagram
CVIN
HS/CFIN
O/E/CFOUT
(Mode 3)
(Mode 1) (Mode 2)
LN26 SLICE
IOC Data
judgment
CE Data transmit
control
DATA Data
input/output
control
16bit data 32bit data 32bit data 32bit data 32bit data 32bit data
judgement buffer output buffer 1 output buffer 2 output buffer 3 output buffer 4 output buffer 5
Input
SCKIN control
No.6685-4/16
LC7454A/M
Terminal
MODE Applications PLL reference
MOD1 MOD0
Open Open Mode1 NTSC-VCR Use H-sync signal which is separated from C-Video signal.
Open VDD1 Mode2 NTSC-VCR Use 1/32 divided signal 503 KHz which is generated by external
ceramic resonator.
VDD Open Mode3 NTSC-TV Use H-sync signal from Fly Back.
Terminal Functions
No.6685-5/16
LC7454A/M
1. Absolute Maximum Ratings at VSS=0V and Ta=25°C
Ratings
Parameter Symbol Pins Conditions unit
min. typ. max.
Maximum VDDMAX VDD1,VDD2 VDD1=VDD2 -0.3 +7.0 V
Supply voltage
Input voltage VI CVIN,SCKIN, -0.3 VDD+0.3
CE ,IOC
Output voltage VO LN26, -0.3 VDD+0.3
O/ E /CFOUT,SLICE
Input/output VIO DATA, -0.3 VDD+0.3
voltage HS /CFIN
Allowable Pdmax DIP18 300 mW
power MFP20 150
dissipation
Operating Topr -30 +70 °C
temperature
Storage Tstg -55 +150
temperature
Ratings
Parameter Symbol Pins Conditions unit
VDD[V] min. typ. max.
Operating VDD VDD1,VDD2 VDD1=VDD2 4.5 5.5 V
Supply voltage
‘H’ level input VIH HS /CFIN, DATA, 4.5 to 5.5 0.75VDD VDD
voltage SCKIN, CE , IOC
‘L’ level input VIL HS /CFIN, DATA, 4.5 to 5.5 VSS 0.25VDD
voltage SCKIN, CE , IOC
CVIN input CVSYNC CVIN SYNC-WHITE=1.0V 4.5 to 5.5 1Vp-p 1V 1Vp-p
amplitude -3dB +3dB
HS input fH HS /CFIN Mode3 4.5 to 5.5 15.23 15.73 16.23 kHz
frequency
range
Oscillation FmCF HS /CFIN •Mode2 4.5 to 5.5 503
frequency O/ E /CFOUT •Refer to figure 1
range
(Note 1)
Oscillation tmsCF HS /CFIN •MODE2 4.5 to 5.5 0.5 5 ms
stabilizing O/ E /CFOUT •Refer to figure 2
time period
(Note 2)
No.6685-6/16
LC7454A/M
3. Electrical Characteristics at Ta=-30°C to +70°C, VSS=0V
Ratings
Parameter Symbol Pins Conditions unit
VDD[V] min. typ. max.
‘H’ level input IIH HS /CFIN, DATA, VIN=VDD 4.5 to 5.5 1 µA
current SCKIN, CE , IOC
‘L’ level input IIL HS /CFIN, DATA, VIN=VSS 4.5 to 5.5 -1
current SCKIN, CE , IOC
‘H’ level VOH LN26, SLICE, IOH=-4mA 4.5 to 5.5 VDD-1.2 V
output voltage O/ E /CFOUT,
HS /CFIN
‘L’ level VOL LN26, DATA, IOL=10mA 4.5 to 5.5 1
output voltage O/ E /CFIN,
HS /CFIN, SLICE
Input clamp VCLM CVIN 5.0 2.3 2.5 2.7
voltage P
Clamp input CII CVIN CVIN=3V 5.0 5 10 18 µA
current
Clamp output COI CVIN CVIN=2V 5.0 -120 -70 -30
current
Power IDD VDD1,VDD2 4.5 to 5.5 8 20 mA
dissipation
Ratings
Parameter Symbol Pins Conditions unit
VDD[V] min. typ. max.
Cycle tCKCY SCKIN Refer to figure 3 4.5 to 5.5 1 µs
Input clock
pulse width
‘H’ Level tCKH SCKIN Refer to figure 3 4.5 to 5.5 0.5
pulse width
tICK SCKIN •Applied to CE 4.5 to 5.5 1
Set up time falling edge.
•Refer to figure 3
Data set up time tIDO DATA •Applied to SCKIN 4.5 to 5.5 0.1
Serial input
rising edge.
•Refer to figure 3
Data hold time tHDO 4.5 to 5.5 0.1
falling edge.
•Use external 1kΩ
pull-up resister.
•Refer to figure 3
(Notes) • Please place the oscillation-related parts as close to the oscillation pins as possible with the shortest
possible pattern length since the circuit pattern affects the oscillation frequency.
• If you use other oscillators herein, we provide no guarantee for the characteristics.
No.6685-7/16
LC7454A/M
HS/CFIN O/E/CFOUT
CF
C1 C2
VDD
tmsCF
HS/CFIN
O/E/CFOUT
0.5VDD
tICK
<AC timing measure point> VDD
CE
tCKCY
1kΩ
tCKL tCKH
SCKIN
DATA(Input) 50pF
tIDT tHDT
<test load>
DATA(Output)
tODT
No.6685-8/16
LC7454A/M
Slice line selection
C-Video
LN26
CE
L level
IOC
SCKIN
DATA
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15
Slice line selection data is sent to the LC7454 in serial format . When sending the data to LC7454, the IOC terminal has to
be ‘L’ level (It will change the Data line to the input mode). The data has to be transmitted after sensing the LN26 signal.
Before sending the data, set the CE terminal to the ‘L’ level. Each bit of the data has to be changed at the falling edge of the
SCKIN and the data is captured into the LC7454 at raising edge of the SCKIN signal.
Note: If more than 6 line are selected, data extraction will be made on the first 5 lines. The data on the 6th line and after
are not extracted.
The new data sent to the LC7454 takes effects from the next field.
No.6685-9/16
Data output timing
Selected line 1 Selected line 2 Selected line 3 Selected line 4 Selected line 5
C-Video Data Data Data Data Data
12H 13H 14H 15H 16H 17H 18H 19H 20H 21H 22H 23H 24H
LN26 (L level)
CE (H level)
IOC
(H level)
C-Video
25H 26H 27H 28H 29H 30H 31H 32H 33H 34H 35H 36H 37H 38H 39H 40H
LN21
CE
DATA b0 b1 13 b14 b15 b0 b1 29 b30 b31 b0 b1 29 b30 b31 b0 b1 29 b30 b31 b0 b1 29 b30 b31 b0 b1 29 b30 b31
[16 bit data judgment buffer data] [Data of 32 bit data output buffer 1] [Data of 32 bit data output buffer 3] [Data of 32 bit data output buffer 5]
[Data of 32 bit data output buffer 2] [Data of 32 bit data output buffer 4]
No.6685-10/16
LC7454A/M
<Data format>
1x data format
Data Byte 1 Data Byte 2
b0 b1 b2 b3 b4 b5 b6 p1 b0 b1 b2 b3 b4 b5 b6 p2
LSB MSB
Output 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 b0 b1 b2 b3 b4 b5 b6 p1 b0 b1 b2 b3 b4 b5 b6 p2
direction b31
b0
Fixed to ‘0000000000000001’, if 1x data is received
2x data format
Data Byte 1 Data Byte 2 Data Byte 3 Data Byte 4
b0 b1 b2 b3 b4 b5 b6 p1 b0 b1 b2 b3 b4 b5 b6 p2 b0 b1 b2 b3 b4 b5 b6 p3 b0 b1 b2 b3 b4 b5 b6 p4
LSB MSB
Output b0 b1 b2 b3 b4 b5 b6 p1 b0 b1 b2 b3 b4 b5 b6 p2 b0 b1 b2 b3 b4 b5 b6 p3 b0 b1 b2 b3p b4 b5 b6 p4
direction
b0 b31
Five 32 bit data buffer are provided to store maximum of 5 line data in a field. If the data with correct format exists in the
selected lines, the extracted data are stored into the buffers by the order of line number. If correct data is not found on the
selected line, the data buffer is filled with ‘0’. All five data buffers are cleared by the line 10 sensing signal in the next field.
Therefore, the data have to be read out between LN26 and the line 10 of the next field.
Please read only the selected buffers. For example, if three lines are selected, read the first three 32 bit buffers only.
No.6685-11/16
LC7454A/M
<16 bit data judgment buffer>
The data judgment buffer includes the data which indicates the existence of the Index Plus + format data and data rate (1x
or 2x). Bit 0 to 4 contain the existence of the signal and bit 8 to 15 contain the data rate. Bit 7 contains the field information
(Odd or Even). The following table shows functions of each bit.
*If neither 1x nor 2x data are sensed on the selected line, these bits become ‘0’.
*16 bit data judgment buffer is cleared at the next line 10 as well as 32 bit data output buffer 1-5.
*Even though the data judgment buffer indicates the existence of the data, it is recommended that the existence of the
data should be verified by checking the parity bit of the data.
No.6685-12/16
LC7454A/M
Applications (Mode 1)
DIP18
1 VSS1 CP 18
2.2µF
1MΩ
+
-
2 TEST VSS2 17
3 LN26 VDD2 16
4 O/E/CFOUT MOD1 15
10kΩ
5 HS/CFIN VCOR 14
C-Video
MAIN
µ-COM 6 DATA CVIN 13
1µF
7 SCKIN MOD0 12
8 CE VDD1 11
9 IOC SLICE 10
MFP20
1 VSS1 CP 20
2.2µF
1MΩ
+
-
2 TEST VSS2 19
3 LN26 VDD2 18
4 O/E/CFOUT MOD1 17
10kΩ
5 HS/CFIN VCOR 16
C-Video
MAIN 6 DATA CVIN 15
µCOM
1µF
7 SCKIN MOD0 14
8 CE VDD1 13
9 IOC SLICE 12
10 NC NC 11
No.6685-13/16
LC7454A/M
Applications (Mode 2)
DIP18
1 VSS1 CP 18 +
2.2µF
1MΩ
-
2 TEST VSS2 17
3 LN26 VDD2 16
4 O/E/CFOUT MOD1 15
10kΩ
5 HS/CFIN VCOR 14
C-Video
MAIN
µ-COM 6 DATA CVIN 13
1µF
7 SCKIN MOD0 12
8 CE VDD1 11
9 IOC SLICE 10
MFP20
1 VSS1 CP 20
1MΩ
2.2µF
+
-
2 TEST VSS2 19
3 LN26 VDD2 18
4 O/E/CFOUT MOD1 17
CF
10kΩ
5 HS/CFIN VCOR 16
C-Video
6 DATA CVIN 15
1µF
7 SCKIN MOD0 14
8 CE VDD1 13
MAIN
µ-COM
9 IOC SLICE 12
10 NC NC 11
No.6685-14/16
LC7454A/M
Applications (Mode 3)
DIP18
1 VSS1 CP 18
2.2µF
1MΩ
+
-
2 TEST VSS2 17
3 LN26 VDD2 16
4 O/E/CFOUT MOD1 15
10kΩ
Hsync signal
5 HS/CFIN VCOR 14
(From F.B.)
C-Video
MAIN
µ-COM 6 DATA CVIN 13
1µF
7 SCKIN MOD0 12
8 CE VDD1 11
9 IOC SLICE 10
MFP20
1 VSS1 CP 20
+
2.2µF
-
2 TEST VSS2 19
3 LN26 VDD2 18
4 O/E/CFOUT MOD1 17
10kΩ
Hsync signal 5 HS/CFIN VCOR 16
(From F.B.)
C-Video
6 DATA CVIN 15
1µF
7 SCKIN MOD0 14
8 CE VDD1 13
MAIN
µ-COM
9 IOC SLICE 12
10 NC NC 11
No.6685-15/16
LC7454A/M
memo:
PS No.6685-16/16
This datasheet has been download from:
www.datasheetcatalog.com