Академический Документы
Профессиональный Документы
Культура Документы
7, JULY 2004
ACKNOWLEDGMENT
The authors would like to thank Dr. T. Tsutsumi of Meiji Uni-
versity and Dr. K. Sakamoto of AIST for fruitful discussions,
and Dr. S. Kanemaru, Dr. M. Nagao and Dr. T. Matsukawa of
AIST for their help with the device fabrication.
REFERENCES
[1] T. Sekigawa and Y. Hayashi, “Calculated threshold-voltage character-
istics of an XMOS transistor having an additional bottom gate,” Solid
State Electron., vol. 27, pp. 827–828, 1984.
[2] D. Hisamoto, W.-C. lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo,
E. Anderson, T.-J. King, J. Bokor, and C. Hu, “FinFET-a self-aligned
double-gate MOSFET scalable to 20 nm,” IEEE Trans. Electron De-
vices, vol. 47, pp. 2320–2325, Dec. 2000.
[3] J. Kedzierski, E. Nowak, T. Kanarsky, Y. Zhang, D. Boyd, R. Carruthers,
C. Cabral, R. Amos, C. Lavoie, R. Roy, J. Newbury, E. Sullivan, J. Bene-
dict, P. Saunders, K. Wong, D. Canaperi, M. Krishnan, K.-L. Lee, B. A.
Rainey, D. Fried, P. Cottrell, H.-S. P. Wong, M. Ieong, and W. Haensch,
“Metal-gate FinFET and fully-depleted SOI devices using total gate sili-
cidation,” IEDM Tech. Dig., pp. 247–250, 2002.
[4] B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.-Y. Yang, C. Tabery,
C. Ho, Q. Xiang, T.-J. King, J. Bokor, C. Hu, M.-R. Lin, and D. Kyser,
“FinFET scaling to 10 nm gate length,” IEDM Tech. Dig., pp. 251–254,
2002.
[5] Y.-K. Choi, T.-J. King, and C. Hu, “Nanoscale CMOS spacer FinFET
for the terabit era,” IEEE Electron Device Lett., vol. 23, pp. 24–27, Jan.
2002.
[6] Y. X. Liu, K. Ishii, T. Tsutsumi, M. Masahara, and E. Suzuki, “Ideal rect-
angular cross section Si-Fin channel double-gate MOSFETs fabricated
Fig. 4. Electrical characteristics of the fabricated 4T FinFETs with the same
L = 160 nm and T = 1:7 nm at the synchronized driving mode operation. using orientation-dependent wet etching,” IEEE Electron Device Lett.,
(a) I –V characteristics at different V = V and V 0 1 V for the vol. 24, pp. 484–486, June 2003.
[7] H.-S. P. Wong, D. J. Frank, and P. M. Solomon, “Device design consid-
8.5-nm-thick Si-fin channel device and (b) V and S-slope as a function of
V with different T from 8.5 to 43 nm. erations for double-gate, ground-plane, and single-gated ultrathin SOI
MOSFETs at the 25-nm channel length generation,” IEDM. Tech. Dig.,
pp. 407–410, 1998.
On the other hand, in the synchronized driving mode where [8] I. Y. Yang, C. Vieri, A. Chandrakasan, and D. A. Antoniadis, “Back-gate
both and are simultaneously driven and have an offset CMOS on SOIAS for dynamic threshold voltage control,” IEEE Trans.
Electron Devices, vol. 44, pp. 822–831, Apr. 1997.
voltage, the S-slope is never degraded with a high, as experi- [9] M. Masahara, T. Matsukawa, K. Ishii, Y. X. Liu, H. Tanoue, K.
mentally demonstrated in Fig. 4(a). The measured results of the Sakamoto, T. Sekigawa, H. Yamauchi, S. Kanemaru, and E. Suzki,
“15-nm-thick Si channel wall vertical double-gate MOSFET,” IEDM
and S-slope for the 4T FinFETs with different values of
Tech. Dig., pp. 949–951, 2002.
at the synchronized driving mode are summarized in Fig. 4(b). [10] D. M. Fried, J. S. Duster, and K. T. Kornegay, “Improved independent
By reducing from 43 to 8.5 nm, the dramatically increases gate N-type FinFET fabrication and characterization,” IEEE Electron
Device Lett., vol. 24, pp. 592–594, May 2003.
from 0.19 to 0.46 V/V. Moreover, the S-slope keeps the ex-
[11] Y. X. Liu, M. Masahara, K. Ishii, T. Tsutsumi, T. Sekigawa, H.
tremely low value in this synchronized driving mode. This is Takashima, H. Yamauchi, and E. Suzuki, “Flexible threshold voltage
a unique feature of the independent double gates MOSFETs. FinFETs with independent double gates and an ideal rectangular cross
section Si-fin channel,” IEDM Tech. Dig., pp. 986–988, 2003.
[12] D. M. Fried, J. S. Duster, and K. T. Kornegay, “High-performance P-type
IV. CONCLUSION independent-gate FinFETs,” IEEE Electron Device Lett., vol. 25, pp.
199–201, Feb. 2004.
The 4T FinFETs with independent DGs and an ultrathin [13] C. J. Petti, J. P. McVittie, and J. D. Plummer, “Characterization of surface
Si-fin channel have successfully been fabricated by using mobility on the sidewalls of dry-etched trenches,” IEDM Tech. Dig., pp.
the newly developed orientation-dependent wet etching. Sys- 104–107, 1988.
[14] T. Hiramoto and M. Takamiya, “Low power and low voltage MOS-
tematic experimental results reveal high controllability FETs with variable threshold voltage controlled by back-bias,” in IEICE
in the 4T-driven FinFETs with the thinner Si-fin channels. Trans. Electron, vol. E83–C, 2000, pp. 161–169.