LG 26LN4500 Ld31a

Internal Use Only
North/Latin America http://aic.lgservice.com

Europe/Africa http://eic.lgservice.com
Asia/Oceania http://biz.lgservice.com
LED TV
SERVICE MANUAL
CHASSIS : LD31A
MODEL : 26LN4500 26LN4500-UA

CAUTION
BEFORE SERVICING THE CHASSIS,
READ THE SAFETY PRECAUTIONS IN THIS MANUAL.
P/NO : MFL67647411(1302-REV00) Printed in Korea

CONTENTS
CONTENTS . ............................................................................................. 2
PRODUCT SAFETY ................................................................................. 3
SPECIFICATION........................................................................................ 4
ADJUSTMENT INSTRUCTION................................................................. 9
TROUBLE SHOOTING............................................................................. 14
BLOCK DIAGRAM................................................................................... 18
EXPLODED VIEW .................................................................................. 19
SCHEMATIC CIRCUIT DIAGRAM ..............................................................
Copyright © LG Electronics. Inc. All rights reserved. -2- LGE Internal Use Only
Only for training and service purposes
SAFETY PRECAUTIONS
IMPORTANT SAFETY NOTICE

Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by in the
Schematic Diagram and Exploded View.
It is essential that these special safety parts should be replaced with the same components as recommended in this manual to prevent
Shock, Fire, or other Hazards.
Do not modify the original design without permission of manufacturer.
General Guidance Leakage Current Hot Check (See below Figure)

Plug the AC cord directly into the AC outlet.
An isolation Transformer should always be used during the
servicing of a receiver whose chassis is not isolated from the AC Do not use a line Isolation Transformer during this check.
power line. Use a transformer of adequate power rating as this Connect 1.5 K / 10 watt resistor in parallel with a 0.15 uF capacitor
protects the technician from accidents resulting in personal injury between a known good earth ground (Water Pipe, Conduit, etc.)
from electrical shocks. and the exposed metallic parts.
Measure the AC voltage across the resistor using AC voltmeter
It will also protect the receiver and it's components from being with 1000 ohms/volt or more sensitivity.
damaged by accidental shorts of the circuitry that may be Reverse plug the AC cord into the AC outlet and repeat AC voltage
inadvertently introduced during the service operation. measurements for each exposed metallic part. Any voltage
measured must not exceed 0.75 volt RMS which is corresponds to
If any fuse (or Fusible Resistor) in this TV receiver is blown, 0.5 mA.
replace it with the specified. In case any measurement is out of the limits specified, there is
possibility of shock hazard and the set must be checked and
When replacing a high wattage resistor (Oxide Metal Film Resistor, repaired before it is returned to the customer.
over 1 W), keep the resistor 10 mm away from PCB.
Leakage Current Hot Check circuit
Keep wires away from high voltage or high temperature parts.
Before returning the receiver to the customer,
always perform an AC leakage current check on the exposed

metallic parts of the cabinet, such as antennas, terminals, etc., to
be sure the set is safe to operate without damage of electrical
shock.
Leakage Current Cold Check(Antenna Cold Check)

With the instrument AC plug removed from AC source, connect an
electrical jumper across the two AC plug prongs. Place the AC
switch in the on position, connect one lead of ohm-meter to the AC
plug prongs tied together and touch other ohm-meter lead in turn to
each exposed metallic parts such as antenna terminals, phone
jacks, etc.
If the exposed metallic part has a return path to the chassis, the
measured resistance should be between 1 MΩ and 5.2 MΩ.
When the exposed metal has no return path to the chassis the
reading must be infinite.
An other abnormality exists that must be corrected before the
receiver is returned to the customer.
SERVICING PRECAUTIONS
CAUTION: Before servicing receivers covered by this service 2. After removing an electrical assembly equipped with ES
manual and its supplements and addenda, read and follow the devices, place the assembly on a conductive surface such as
SAFETY PRECAUTIONS on page 3 of this publication. aluminum foil, to prevent electrostatic charge buildup or expo-
NOTE: If unforeseen circumstances create conflict between the sure of the assembly.
following servicing precautions and any of the safety precautions 3. Use only a grounded-tip soldering iron to solder or unsolder ES
on page 3 of this publication, always follow the safety precautions. devices.
Remember: Safety First. 4. Use only an anti-static type solder removal device. Some solder
removal devices not classified as “anti-static” can generate
General Servicing Precautions electrical charges sufficient to damage ES devices.
1. Always unplug the receiver AC power cord from the AC power 5. Do not use freon-propelled chemicals. These can generate
source before; electrical charges sufficient to damage ES devices.
a. Removing or reinstalling any component, circuit board mod- 6. Do not remove a replacement ES device from its protective
ule or any other receiver assembly. package until immediately before you are ready to install it.
b. Disconnecting or reconnecting any receiver electrical plug or (Most replacement ES devices are packaged with leads electri-
other electrical connection. cally shorted together by conductive foam, aluminum foil or
c. Connecting a test substitute in parallel with an electrolytic comparable conductive material).
capacitor in the receiver. 7. Immediately before removing the protective material from the
CAUTION: A wrong part substitution or incorrect polarity leads of a replacement ES device, touch the protective material
installation of electrolytic capacitors may result in an explo- to the chassis or circuit assembly into which the device will be
sion hazard. installed.
2. Test high voltage only by measuring it with an appropriate CAUTION: Be sure no power is applied to the chassis or circuit,
high voltage meter or other voltage measuring device (DVM, and observe all other safety precautions.
FETVOM, etc) equipped with a suitable high voltage probe. 8. Minimize bodily motions when handling unpackaged replace-
Do not test high voltage by "drawing an arc". ment ES devices. (Otherwise harmless motion such as the
3. Do not spray chemicals on or near this receiver or any of its brushing together of your clothes fabric or the lifting of your
assemblies. foot from a carpeted floor can generate static electricity suf-
4. Unless specified otherwise in this service manual, clean ficient to damage an ES device.)
electrical contacts only by applying the following mixture to the
contacts with a pipe cleaner, cotton-tipped stick or comparable General Soldering Guidelines
non-abrasive applicator; 10 % (by volume) Acetone and 90 % 1. Use a grounded-tip, low-wattage soldering iron and appropriate
(by volume) isopropyl alcohol (90 % - 99 % strength) tip size and shape that will maintain tip temperature within the
CAUTION: This is a flammable mixture. range or 500 °F to 600 °F.
Unless specified otherwise in this service manual, lubrication of 2. Use an appropriate gauge of RMA resin-core solder composed
contacts in not required. of 60 parts tin/40 parts lead.
5. Do not defeat any plug/socket B+ voltage interlocks with which 3. Keep the soldering iron tip clean and well tinned.
receivers covered by this service manual might be equipped. 4. Thoroughly clean the surfaces to be soldered. Use a mall wire-
6. Do not apply AC power to this instrument and/or any of its bristle (0.5 inch, or 1.25 cm) brush with a metal handle.
electrical assemblies unless all solid-state device heat sinks are Do not use freon-propelled spray-on cleaners.
correctly installed. 5. Use the following unsoldering technique
7. Always connect the test receiver ground lead to the receiver a. Allow the soldering iron tip to reach normal temperature.
chassis ground before connecting the test receiver positive (500 °F to 600 °F)
lead. b. Heat the component lead until the solder melts.
Always remove the test receiver ground lead last. c. Quickly draw the melted solder with an anti-static, suction-
8. Use with this receiver only the test fixtures specified in this type solder removal device or with solder braid.
service manual. CAUTION: Work quickly to avoid overheating the circuit
CAUTION: Do not connect the test fixture ground strap to any board printed foil.
heat sink in this receiver. 6. Use the following soldering technique.
a. Allow the soldering iron tip to reach a normal temperature
Electrostatically Sensitive (ES) Devices (500 °F to 600 °F)
Some semiconductor (solid-state) devices can be damaged eas- b. First, hold the soldering iron tip and solder the strand against
ily by static electricity. Such components commonly are called the component lead until the solder melts.
Electrostatically Sensitive (ES) Devices. Examples of typical ES c. Quickly move the soldering iron tip to the junction of the
devices are integrated circuits and some field-effect transistors component lead and the printed circuit foil, and hold it there
and semiconductor “chip” components. The following techniques only until the solder flows onto and around both the compo-
should be used to help reduce the incidence of component dam- nent lead and the foil.
age caused by static by static electricity. CAUTION: Work quickly to avoid overheating the circuit
1. Immediately before handling any semiconductor component or board printed foil.
semiconductor-equipped assembly, drain off any electrostatic d. Closely inspect the solder area and remove any excess or
charge on your body by touching a known earth ground. Alter- splashed solder with a small wire-bristle brush.
natively, obtain and wear a commercially available discharging
wrist strap device, which should be removed to prevent poten-
tial shock reasons prior to applying power to the unit under test.
IC Remove/Replacement 3. Solder the connections.
Some chassis circuit boards have slotted holes (oblong) through CAUTION: Maintain original spacing between the replaced
which the IC leads are inserted and then bent flat against the cir- component and adjacent components and the circuit board to
cuit foil. When holes are the slotted type, the following technique prevent excessive component temperatures.
should be used to remove and replace the IC. When working with
boards using the familiar round hole, use the standard technique Circuit Board Foil Repair
as outlined in paragraphs 5 and 6 above. Excessive heat applied to the copper foil of any printed circuit
board will weaken the adhesive that bonds the foil to the circuit
Removal board causing the foil to separate from or "lift-off" the board. The
1. Desolder and straighten each IC lead in one operation by following guidelines and procedures should be followed whenever
gently prying up on the lead with the soldering iron tip as the this condition is encountered.
solder melts.
2. Draw away the melted solder with an anti-static suction-type At IC Connections
solder removal device (or with solder braid) before removing To repair a defective copper pattern at IC connections use the
the IC. following procedure to install a jumper wire on the copper pattern
Replacement side of the circuit board. (Use this technique only on IC connec-
1. Carefully insert the replacement IC in the circuit board. tions).
2. Carefully bend each IC lead against the circuit foil pad and
solder it. 1. Carefully remove the damaged copper pattern with a sharp
3. Clean the soldered areas with a small wire-bristle brush. knife. (Remove only as much copper as absolutely necessary).
(It is not necessary to reapply acrylic coating to the areas). 2. carefully scratch away the solder resist and acrylic coating (if
used) from the end of the remaining copper pattern.
"Small-Signal" Discrete Transistor 3. Bend a small "U" in one end of a small gauge jumper wire and
Removal/Replacement carefully crimp it around the IC pin. Solder the IC connection.
1. Remove the defective transistor by clipping its leads as close 4. Route the jumper wire along the path of the out-away copper
as possible to the component body. pattern and let it overlap the previously scraped end of the
2. Bend into a "U" shape the end of each of three leads remaining good copper pattern. Solder the overlapped area and clip off
on the circuit board. any excess jumper wire.
3. Bend into a "U" shape the replacement transistor leads.
4. Connect the replacement transistor leads to the corresponding At Other Connections
leads extending from the circuit board and crimp the "U" with Use the following technique to repair the defective copper pattern
long nose pliers to insure metal to metal contact then solder at connections other than IC Pins. This technique involves the
each connection. installation of a jumper wire on the component side of the circuit
board.
Power Output, Transistor Device
Removal/Replacement 1. Remove the defective copper pattern with a sharp knife.
1. Heat and remove all solder from around the transistor leads. Remove at least 1/4 inch of copper, to ensure that a hazardous
2. Remove the heat sink mounting screw (if so equipped). condition will not exist if the jumper wire opens.
3. Carefully remove the transistor from the heat sink of the circuit 2. Trace along the copper pattern from both sides of the pattern
board. break and locate the nearest component that is directly con-
4. Insert new transistor in the circuit board. nected to the affected copper pattern.
5. Solder each transistor lead, and clip off excess lead. 3. Connect insulated 20-gauge jumper wire from the lead of the
6. Replace heat sink. nearest component on one side of the pattern break to the lead
of the nearest component on the other side.
Diode Removal/Replacement Carefully crimp and solder the connections.
1. Remove defective diode by clipping its leads as close as pos- CAUTION: Be sure the insulated jumper wire is dressed so the
sible to diode body. it does not touch components or sharp edges.
2. Bend the two remaining leads perpendicular y to the circuit
board.
3. Observing diode polarity, wrap each lead of the new diode
around the corresponding lead on the circuit board.
4. Securely crimp each connection and solder it.
5. Inspect (on the circuit board copper side) the solder joints of
the two "original" leads. If they are not shiny, reheat them and if
necessary, apply additional solder.
Fuse and Conventional Resistor

Removal/Replacement
1. Clip each fuse or resistor lead at top of the circuit board hollow
stake.
2. Securely crimp the leads of replacement component around
notch at stake top.
SPECIFICATION
NOTE : Specifications and others are subject to change without notice for improvement.
1. Application range
This spec sheet is applied LED TV with LD31A chassis
2. Test condition
Each part is tested as below without special notice.
1) Temperature : 25 ºC ± 5 ºC(77 ± 9 ºF) , CST : 40 ºC±5 ºC

2) Relative Humidity: 65 % ± 10 %
3) Power Voltage
Market Input voltage Frequency Remark
USA 110~240V 50/60Hz Standard Voltage of each
product is marked by
models
4) Specification and performance of each parts are followed

each drawing and specification by part number in
accordance with BOM
5) The receiver must be operated for about 5 minutes prior to
the adjustment
3. General Specification
No Item Specification Remark
1. Market AMERICA, CANADA, MEXICO
2. Broadcasting system 1)Digital : ATSC
2)Analog : NTSC
3. Receiving system ATSC/NTSC-M
4. Component Input (1EA) Y/Cb/Cr , Y/Pb/Pr
5. CVBS Input (1EA) NTSC 1 System(Rear) : NTSC
CVBS Video input is used by common port with
Component.
6. RGB Input RGB-PC Analog (D-SUB 15Pin)
7. HDMI Input (1EA) HDMI1 Rear2EA / HDMI version 1.4/ support PC
Support HDCP /HDMI : MHL Support
8 Audio Input (2EA) RGB/DVI Audio L/R Input
Component & CVBS CVBS Audio input is used by common port with
Component
9 Headphone out (1EA) Antenna, AV, Component, RGB, HDMI Side 1EA
10 USB (1EA) Picture, Music, Movie, SVC Software Update + Picture + Music + Movie
11 Local Key (Touch)
5. Timing
5.1. RGB/HDMI (PC)
Specification
No. Remark
Resolution H-freq(kHz) V-freq.(Hz) Pixel clock(MHz)
1. 720*400 31.468 70.080 28.321
2. 640*480 31.469 59.940 25.175
3. 640*480 37.500 75.000 31.500
4. 800*600 37.879 60.317 40.000
5. 800*600 46.875 75.000 49.500
6. 1024*768 48.363 60.004 65.000
7. 1024*768 60.023 75.029 78.750
8. 1280*800 49.702 59.810 83.500
9. 1366*768 47.717 59.79 85.5
5.2. HDMI (DTV)

Specification
No. Remark
31.469 59.940 27.000
1. 720*480 SDTV 480P
31.5000 60.000 27.030
2. 720*576 31.250 50.000 27.864 SDTV 576P
3. 1280*720 37.500 50.000 74.250 HDTV 720P
44.960 59.940 74.170
4. 1280*720 HDTV 720P
45.000 60.000 74.250
33.720 59.940 74.170
5. 1920*1080 HDTV 1080I
33.750 60.000 74.250
6. 1920*1080 28.125 50.000 74.250 HDTV 1080I
7. 1920*1080 27.000 24.000 74.250 HDTV 1080P
8. 1920*1080 33.750 30.000 74.250 HDTV 1080P
9. 1920*1080 56.250 50.000 148.500 HDTV 1080P
67.430 59.940 148.350
10. 1920*1080 HDTV 1080P
67.500 60.000 148.500
5.3. Component
Specification
No. Remark
1. 720*480 15.730 59.940 13.500 SDTV, DVD 480I(525I)
2. 720*480 15.750 60.000 13.514 SDTV, DVD 480I(525I)
3. 720*576 15.625 50.000 13.500 SDTV, DVD 576I(625I) 50Hz
4. 720*480 31.470 59.940 27.000 SDTV 480P
5. 720*480 31.500 60.000 27.027 SDTV 480P
6. 720*576 31.250 50.000 27.000 SDTV 576P 50Hz
7. 1280*720 44.960 59.940 74.176 HDTV 720P
8. 1280*720 45.000 60.000 74.250 HDTV 720P
9. 1280*720 37.500 50.000 74.250 HDTV 720P 50Hz
10. 1920*1080 33.720 59.940 74.176 HDTV 1080I
11. 1920*1080 33.750 60.000 74.250 HDTV 1080I
12. 1920*1080 28.125 50.000 74.250 HDTV 1080I 50Hz,
13. 1920*1080 56.250 50.000 148.500 HDTV 1080P
14. 1920*1080 67.432 59.940 148.350 HDTV 1080P
15. 1920*1080 67.500 60.000 148.500 HDTV 1080P
ADJUSTMENT INSTRUCTION
1. Application Range 4) Click “Read” tab, and then load download file(XXXX.bin) by
clicking “Read”.
This document is applied to LD31A chassis 22”/24”/26”/29”
LCD Monitor TV which is manufactured in TV (or Monitor)
Factory or is produced on the basis of this data.
2. Designation
1) T he adjustment is according to the order which is
designated and which must be followed, according to the
plan which can be changed only on agreeing.
2) Power adjustment : Free Voltage. 5) Click “Auto” tab and set as below
3) Magnetic Field Condition: Nil. 6) Click “Run”.
4) Input signal Unit: Product Specification Standard. 7) After downloading, check “OK” message.
5) Reserve after operation: Above 5 Minutes (Heat Run)
Temperature : at 25 °C ± 5 °C
Relative humidity : 65 % ± 10 %
Input voltage : 110-240 V, 50/60 Hz
6) Adjustment equipments: Color Analyzer(CA-210 or CA-110),
DDC Adjustment Jig equipment, Service remote control.
7) Push The "IN STOP KEY" – For memory initialization
Case1 : Software version up
1. After downloading S/W by USB , TV set will reboot
automatically.
2. Push “In-stop” key.
3. Push “Power on” key. * USB DOWNLOAD(*.epk file download)
4. Function inspection 1) Make New folder named “LG_DTV” and put ISP file(*.epk)
5. After function inspection, Push “In-stop” key. in the folder.
Case2 : Function check at the assembly line 2) Put the USB Stick to the USB socket.
1. When TV set is entering on the assembly line, Push 3) Automatically detecting update file in USB Stick
“In-stop” key at first. - If your downloaded program version in USB Stick is Low,
2. Push “Power on” key for turning it on. it didn’t work.
→ If you push “Power on” key, TV set will recover - B ut your downloaded version is High, USB data is
channel information by itself. automatically detecting
3. After function inspection, Push “In-stop” key. 4) Show the message "Copying files from memory"
3. Main PCB check process

* APC - After Manual-Insult, executing APC
5) Updating is starting.
* Boot file Download

1) Execute ISP program “Mstar ISP Utility” and then click
“Config” tab.
2) Set as below, and then click “Auto Detect” and check “OK”
message. If display “Error”, Check connect computer, jig,
and set.
3) C lick “Connect” tab. If display “Can’t”, Check connect 6) U pdating Completed, The Multi-vision will restart
computer, jig, and set. automatically.
7) If your TV is turned on, check your updated version and
Tool option. (explain the Tool option, next stage)
* If downloading version is more high than your TV have,
TV can lost all channel data. In this case, you have to
channel recover. if all channel data is cleared, you didn’t
have a DTV/ATV test on production line.
* After downloading, have to adjust TOOL OPTION again.

1. Push "ADJ" key in service remote control.
2. Select "Tool Option 1" and push "OK" key.
3. Punch in the number. (Each model has their number.)
4. Completed selecting Tool option.
3.1. EDID Process 3.2. Function Check
3.1.1. EDID download 3.2.1. Check display and sound
(1) Press "Power only" key of service remote control. *Check Input and Signal items. (cf. work instructions)
(2) Press the ADJ KEY on R/C and enter EZ ADJUST 1) TV
(3) Enter EDID D/L mode by pushing "►" key at "11. EDID D/L". 2) AV (SCART/CVBS)
(4) EDID download is executed automatically. 3) COMPONENT (480i)
(5) Press EXIT key on service remote control. 4) RGB(PC : 1366 x 768 @ 60Hz)
EZ ADJUST 5) HDMI(PC : 1366 x 768 @ 60Hz)
0. Tool Option1
1. Tool Option2 6) PC Audio In
2. Tool Option3 * Display and Sound check is executed by Remote control
3. Tool Option4
4. Tool Option5 EDID D/L
5. Tool Option6 HDMI OK <Caution> Not to push the INSTOP key after completion if the
6. Country Group RGB OK
function inspection.
7. Area Option
Start Reset
8. ADC Calibration
9. White Balance
10. 10 Point WB 3.3. CI+ key writing process. (Device CN)
11. Test Pattern
12. EDID D/L ►
3.3.1. Communication Port Connection
14. Touch Sensitivity Setting Connection : PCBA (USB Port) → USB to Serial Adapter
15. Ext. Input Adjust
16. SPK Lipsync Adjust
(UC-232A) → RS-232C cable → PC(RS-232C port)
17.SPDIF Lipsync Adjust * Caution: L D31Q/LD31A chassis support only UC-232A
driver. (only use this one)
<Caution>
- Never connect HDMI & D-sub Cable when download EDID.
- Download HDMI 3.3.2. CI+ Key Download
(1) Set CI+ Key path Directory at Start Mac & CI+ Download
* Edid data and Model option download (USB) Programme.
NO Item CMD 1 CMD 2 Data 0 (2) Set COM 1,2,3,4 / 115200(Baudrate) (1)/(2)
Enter download Download A A 0 0 When transfer the ‘Mode (3) Click port connection button(1)
MODE ‘Mode In’ In’, Carry the command. (4) Start CI+ Key Download, Push the button(4)
EDID data and Download A E 00 10 Automatically download (5) Check OK or NG
Model option (The use of a internal Data)
(6) After completing download, CI + key values are increase
download
by one automatically. To write CI+ key next SET, click CI+
key writing button(5) directly.
(7) Check whether the key was downloaded or not at ‘In Start’
3.1.2. RGB EDID Data menu. (Refer to below).
(1) All Models (Product ID:22984)
*(week), **(year), ***(Check sum) : Adjustable Data

: Screen size, : Color Characteristics
3.1.3. HDMI EDID Data

(1) All Models (Product ID :22986)
*(week), **(year), ***(Check sum) : Adjustable Data

**** (physical address): (HDMI : 10), ****(Check sum): (HDMI : CE)
: Screen size, : Color Characteristics
Copyright © LG Electronics. Inc. All rights reserved. - 10 - LGE Internal Use Only
4. Total Assembly line process 4.2.2. Method & notice
(1) M
odel Name & Serial Number D/L is using of scan equipment.
(2) Setting of scan equipment operated by Manufacturing
Technology Group.
(3) Serial number D/L must be conformed when it is produced
in production line, because serial number D/L is mandatory
by D-book 4.0.
*Manual Download (Model Name and Serial Number)

If the TV set is downloaded By OTA or Service man,
Sometimes model name or serial number is initialized.(Not
always)
There is impossible to download by bar code scan, so It
need Manual download.
1) Press the ‘Instart’ key of ADJ remote controller.
2) Go to the menu ‘6.Model Number D/L’ like below photo.
3) Input the Factory model name (ex GP4-LOW) or Serial
number like photo.
4.1. Tool option & ADC Check
(1) Press "Power on" key of service remote control.
(2) Connect USB Port → USB to Serial Adapter (UC-232A) →
RS-232C cable → PC(RS-232C port)
(3) Write Model Name & Serial Number by use USB Port
(4) Must check the serial number at the Customer Support
menu. (Refer to below).
(4) Check the model name Instart menu → Factory name

displayed (ex GP4-LOW)
(5) Check the Diagnostics (DTV country only) → Buyer model
displayed (ex 26LN4500-UA)
4.2. Model name & Serial number download
4.2.1. Model name & Serial number D/L
1) Press "Power on" key of service remote control.
2) Connect RS232 Signal Cable to RS-232 Jack.
3) Write Model Name & Serial Number by use RS-232.
4) Must check the serial number at the Diagnostics of SET UP
menu. (Refer to below.)
4.3. Function Check 4.4. White balance adjustment
4.3.1. Check display and sound - Equipment
■ Check Input and Signal items. (cf. work instructions) (1) Color Analyzer: CA-210 (LED Module : CH 14)
1) TV (2) Adj. Computer(During auto adj., RS-232C protocol is
2) AV (SCART/CVBS) needed)
3) COMPONENT (480i) (3) Adjust Remote control
4) RGB(PC : 1366 x 768 @ 60Hz)
5) HDMI(PC : 1366 x 768 @ 60Hz) RGB Gains are fixed data for each model.
6) PC Audio In Insert RS-232C Jack which is connected with PC for White
* Display and Sound check is executed by Remote control Balance or equivalent device.
* Caution : Not to push the INSTOP KEY after completion if → Total Assembly line should be check whether the color
the function inspection. coordinate(x,y) data refer to below table were meet or not.
- Cool Panel
4.3.2. PIP Check Cool 13,000 K
X=0.276 (±0.03)
Y=0.275 (±0.03)
(1) Press “Power on” key of service remote control. <Test Signal>
Color X=0.290 (±0.03)
(2) Input RGB & TV(ATV or DTV) signal. Temperature
Medium 9,300 K
Y=0.298 (±0.03)
Inner pattern
(3) Set Input mode to RGB. (204gray,80IRE)
X=0.318 (±0.03)
(4) Press ‘PIP” key of ADJ remote control Warm 6,500 K
Y=0.334 (±0.03)
(5) Check TV Video & Audio signal of Sub picture. Cool Min : 80 K Typ : 110 <Test Signal>
Luminance
Medium Min : 80 K Typ : 110 Inner pattern
(cd/m²)
Warm Min : 70 K Typ : 110 (204gray,80IRE)
* Note : x,y coordinates are drifted about 0.007 after 30 mins

heat-run. So checking color coordinate within 5-min at
total assembly line, consider x,y coordinates might be
up to 0.007 than x,y target of each color temperature.
* Note : Manual W/B process using adjusts Remote control.

4.3.3. HDMI MHL Function Inspection(HDMI2 Port only) 1) After enter Service Mode by pushing "ADJ" key,
(1) Insert HDMI cable for MHL function JIG connected to 2) E nter "White Balance" by pushing "►" key at "White
HDMI2 port of the SET. Balance".
EZ ADJUST
(2) Check that LED of JIG is green light and check that set
0. Tool Option1
screen is correctly worked. 1. Tool Option2
Whit Balance
(3) If NG situation or other HDMI jack connection, LED of JIG 2. Tool Option3 Color Temp. ◄ Cool ►
3. Tool Option4 R-Gain 100
is red light and screen is not displayed. 4. Tool Option5 G-Gain 104
5. Tool Option6 B-Gain 192
6. Country Group R-Cut 64
7. Area Option G-Cut 64
8. ADC Calibration B-Cut 64
9. White Balance ► Test-Pattern ON
10. 10 Point WB Backlight 100
11. Test Pattern Reset To Set
12 EDID D/L
13. Sub B/C
14. Touch Sensitivity Setting
15. Ext. Input Adjust
16. SPK Lipsync Adjust
17.SPDIF Lipsync Adjust
* W hen doing Adjustment, Please make circumstance as

Picture1. MHL Function JIG(OK) Picture2. MHL Function JIG(NG) below.
4.3.4.HDMI MHL Function Inspection
4.5. DPM Operation check
■ Measurement Condition: 100~240V@ 50/60Hz
(1) Set Input to RGB-PC and connect D-sub cable to set -
RGB Mode.
Set Input to HDMI(with Input Label set to PC) and connect
HDMI cable to set - HDMI Mode
(2) Cut off H sync or V sync of signal.
(3) Check DPM operation refer to the below table.
Operating Condition Sync(H/V) Video LED(SET) Wattage(W)
Sleep mode -
Power S/W On Off/Off Off Amber 1
RGB, HDMI
■ HDMI DPM Operating condition

- Input Label: HDMI (PC&DVI Mode)
MHL Cable HDMI & HDMI to DVI Cable
DPM X O
4.6. Model name & SW version & Adjust check

* Press the ‘Instart’ key of ADJ remote control.
4.6.1. Model Name& SW Version Check

1) Check ‘Model Name’.
2) Check ‘S/W Version’ (Refer to the IC Ver. in the BOM)
4.6.2. Adjust Check

1) Check ‘Country Group’
2) Check ‘Area Option’
3) Check ‘Tool Option’ (Refer to the BOM Comments)
4) Check ‘Adjust ADC[Comp&RGB]’ is OK.
5) Check ‘EDID[RGB&HDMI]’ is OK.
* After check all, Press the 'EXIT' key of ADJ remote control to
go out SVC menu.
4.7. Outgoing condition Configuration

* After all function test., press IN-STOP key by SVC Remote
control. And make Outgoing Condition.
TROUBLE SHOOTING
1. No Power
2. No Picture
3. No Video - Digital TV
4. No Video - Component
5. No Video - RGB
6. No Video - HDMI
7. No Audio
LGE Internal Use Only
Panel
Panel
Option처리
모델별 Option처리
SERIAL
SERIAL System
System
장)
33D모델은 모듈에 내
(26/29inch 33D모델은
DDR3: 800MHz Flash
Flash EEPROM
EEPROM
DDR3 CI_ADDR[0~14] 지역별 Option처리 (DVB/중국향))
Option처리 (DVB/중국향
DDR3 SDRAM
SDRAM DDR3 EEPROM SCL & SDA
(구주 DDR3 SDRAM
SDRAM REG
DMB[LED (구주 // 브라질/
브라질/ 아시아 아시아 LVDS
DMB[LED Driver
Driver IC]
IC] (1GB)
(1GB) NAND CI_OE
2GB)
2GB) NAND Flash
Flash CI_IORD
그그외 외 : : 1GB
1GB 1 Ch 브라질 :: 2GB)
((브라질 2GB) PCM_DATA [0~7]
그외 CI_IOWR
((그 외 :: 1GB)
1GB) CI-WE
DDR2 DDR2
Data[0:15] SPI_CK CI ADDR[0~7]
WLED-Status Data[0:15] F_RB PCMCIA Slot
DDR2 SPI_CI
WLED_ENABLE DDR2 PF-OE
SPI_CS
BLOCK DIAGRAM
OVP_SEL PF_CEO
Address[0:12] Address[0:12] SPI_DO
CH_SEL
WLED_DIM_ADJ
Audio_ Master_CLK
/DATA[3] PCM_A
[0~7] 74LCX244
74LCX244 CI_CLK
Buffer
Buffer CI_VIAL Error
IC501
IC501 CI_SYNC
SP (L)
LGE2121-MS10 PCM_A CI_DATA[0~7]
- 18 -
Digital AMP SCL&SDA [0~14]
Digital amp
amp
SP (R)
(NTP7513)
(NTP7513) (MSD804KKX) FE_DE_SDA&SCL
HP L & R out Buffer_FE_TS_CLK
Buffer_FE_TS_VAL Error 74LVC541A
Mstar M1(L13) Buffer_FE_TS_SYNC
74LVC541A
Buffer
Buffer
Buffer_FE_TS_DATA[0] IC502
IC502
FE_Tuner_SDA&SCL
LG Electronics. Inc. All rights reserved.

CVBS& Scart RGB FE_TS_CLK
SIF
FE_TS_VAL Error
FE_TS_SYNC
TV L&R Sound FE_TS_DATA
SCART_OUT
MAX3232CDR
MAX3232CDR
LGIT
LGIT HALF
HALF ll NIM
NIM
HeadphoneAudio IN
Headph (DVB
(DVB T/C)
T/C)
HDMI_TMDS & HDMI I2C

COMP_L & R_IN
COMPONENT Option처리
지역별 Option처리
DSUB_R/G/B/H/V COMP_Y , Pb ,Pr
HDMI(MHL) RGB CVBS
SCART (Full) -DVB-
DVB-T/C : TDSS-
TDSS-G501D(Half NIM)
-ATSC: TDSS-
TDSS-H501F (Half NIM)
AP2191DSG
AP2191DSG
RS-232C
RS- -ISDB –T : TDSN-
TDSN-B601F (Full NIM)
[Option : Only hotel model] USB (Jpeg,MP3,DVIX) 지역별 Option처리 (DVB향만 적용)
Option처리 (DVB향만 적용)
Copyright ©
EXPLODED VIEW
IMPORTANT SAFETY NOTICE
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These
parts are identified by in the Schematic Diagram and EXPLODED VIEW.
It is essential that these special safety parts should be replaced with the same components as
recommended in this manual to prevent X-RADIATION, Shock, Fire, or other Hazards.
Do not modify the original design without permission of manufacturer.
NON BR(NAND_1G_HYNIX_9103(DEV))
IC102
H27U1G8F2CTR-BC <CHIP Config(LED_R/BUZZ)>
NAND FLASH MEMORY +3.3V_Normal +3.3V_Normal Boot from SPI CS1N(EXT_FLASH) 1’b0
NC_1 NC_29
Boot from SPI_CS0N(INT_FLASH) 1’b1
1 48 IC101
NC_2 EAN35669103 NC_28 MSD804KKX
2 47
PCM_A[0-7] <CHIP Config>
NC_3 NC_27
3 46
22 (I2S_OUT_BCK,I2S_OUT_MCK,PAD_PWM1PAD_PWM0) S7LR-M_NON_MS10(KR/US)
NC_4 NC_26 B51_no_EJ : 4’b0000 Boot from 8051 with SPI flash W21
4 45 AR101
22 SB51_WOS : 4’b0001 Secure B51 without scramble
120915 AA18
PCMDATA[0]/GPIO129
NC_5 I/O7 PCM_A[7] SB51_WS : 4’b0010 Secure B51 with scramble PCMDATA[1]/GPIO130
R109 5 44
AR103 R107 3.9K MIPS_SPE_NO_EJ : 4’b0100 Boot from MIPS with SPI flash PCM_DATA Deleted AB22
1K NC_6 I/O6 PCM_A[6] PCMDATA[2]/GPIO131
6 43 MIPS_SPI_EJ_1 : 4’b0101 Boot from MIPS with SPI flash AE20
MIPS_SPI_EJ_2 : 4’b0110 Boot from MIPS with SPI flash PCMDATA[3]/GPIO123
R/B I/O5 PCM_A[5] AA15
7 42 MIPS_WOS : 4’b1001 Secure MIPS without scramble PCMDATA[4]/GPIO122
/F_RB MIPS_WS : 4’b1010 Scerur MIPS with SCRAMBLE AE21
RE I/O4 PCM_A[4] PCMDATA[5]/GPIO121
8 41 +3.3V_Normal AB21 AE18
/PF_OE +3.3V_ST PCMDATA[6]/GPIO120 NF_CE1Z/GPIO141
CE NC_25 Y15 AC17
PCM_A[0-7] PCMDATA[7]/GPIO119 NF_WPZ/GPIO196 /PF_WP
/PF_CE0 9 40 AD18
NC_7 NC_24 PCM_A[0] NF_CEZ/GPIO140 /PF_CE0
10 39 W20 AC18
4.7K
4.7K
4.7K
4.7K
C102 PCMADR[0]/GPIO128 NF_CLE/GPIO139 /PF_CE1
4.7K
PCM_A[1]
4.7K
R152
V20 AC19
OPT
OPT NC_8 NC_23 10uF
R108 C101 11 38 PCM_A[2] PCMADR[1]/GPIO127 NF_REZ/GPIO142 /PF_OE
1K W22 AD17
OPT
OPT
OPT
0.1uF VCC_1 VCC_2 PCM_A[3] PCMADR[2]/GPIO125 NF_WEZ/GPIO143 /PF_WE
OPT
10V
12 37 AB18 AE17
R103 0 PCM_A[4] PCMADR[3]/GPIO124 NF_ALE/GPIO144 PF_ALE
R115
R117
R165
R123
+3.3V_Normal C103 AA20 AD19
R142
VSS_1 VSS_2 LED_AMBER
13 36 0.1uF PCM_A[5] PCMADR[4]/GPIO102 NF_RBZ/GPIO145 /F_RB
OPT R100 OPT 0 AA21 +3.3V_ST
R105 NC_9 NC_22 LED_RED PCM_A[6] PCMADR[5]/GPIO104
14 35 Y19
22 1K PCMADR[6]/GPIO105
R125
PCM_A[7] AB17
NC_10 NC_21 SPI_SDI
10K
15 34 PCMADR[7]/GPIO106
AR104 Y16
CLE NC_20 AUD_SCK PCMADR[8]/GPIO111
16 33 AUD_MASTER_CLK R148 AB19 H5
/PF_CE1 AR102 AUD_MASTER_CLK_0 AB20
PCMADR[9]/GPIO113 GPIO_PM[0]/GPIO6
K6
DSUB_DET
ALE I/O3 PCM_A[3] 33
17 32 OPT PCMADR[10]/GPIO117 PM_UART_TX/GPIO_PM[1]/GPIO7 PM_TXD
PF_ALE PWM1 AA16 K5
WE I/O2 PCM_A[2] C112 PCMADR[11]/GPIO115 GPIO_PM[2]/GPIO8 5V_DET_HDMI_2
18 31 PWM0 AA19 J6
/PF_WE 100pF PCMADR[12]/GPIO107 GPIO_PM[3]/GPIO9 MULTI_ON
4.7K
4.7K
4.7K
4.7K
4.7K
4.7K
WP I/O1 PCM_A[1] 50V AC21 K4
19 30 PCMADR[13]/GPIO110 GPIO_PM[4]/GPIO10 POWER_ON/OFF1
/PF_WP 120915 AA17 L6
NC_11 I/O0 PCM_A[0] PCM_DATA Deleted PCMADR[14]/GPIO109 PM_UART_RX/GPIO_PM[5]/GPIO11 PM_RXD
OPT
OPT
20 29 C2
PM_SPI_SCZ1/GPIO_PM[6]/GPIO12
0.1uF
R106
R128
OPT
50V
47K
C113
22 Y20 L5
R116
R118
R121
R124
R143
R153
1K NC_12 NC_19
21 28 PCMREG_N/GPIO126 GPIO_PM[7]/GPIO13 /FLASH_WP
R102 M6
NC_13 NC_18 GPIO_PM[8]/GPIO14 HP_MUTE
3.3K 22 27 AB15 M5
PCMOE_N/GPIO116 GPIO_PM[9]/GPIO15 PANEL_CTL
NC_14 NC_17 AA22 C1
23 26 PCMWE_N/GPIO195 PM_SPI_SCZ2/GPIO_PM[10]/GPIO16 5V_DET_HDMI_1
AD22 M4
NC_15 NC_16 PCMIORD_N/GPIO114 GPIO_PM[11]/GPIO17 NTP_MUTE
24 25 AD20
PCMIOWR_N/GPIO112 +3.3V_ST 120915
A2 R147 33
PM_SPI_SCK/GPIO1 SPI_SCK Pull up added
R180
AD21 D3 R146 33
4.7K
PCMCE_N/GPIO118 PM_SPI_CZ0/GPIO_PM[12]/GPIO0 /SPI_CS
AC20 B2
PCMIRQA_N/GPIO108 PM_SPI_SDI/GPIO2 SPI_SDI
Y18 B1 R151 33
PCMCD_N/GPIO133 PM_SPI_SDO/GPIO3 SPI_SDO
Y21
PCMWAIT_N/GPIO103 for SERIAL FLASH
Y22
PCM_RESET/GPIO132
NON BR(NAND_1G_SS) NON BR(NAND_1G_NUMONYX(DEV)) BR(NAND_2G_HYNIX(DEV)) BR(NAND_2G_TOSHIBA(DEV))
Y14
EAN61857001 EAN60762401 EAN60708702 EAN60991001 TS0CLK/GPIO90
IC102-*1 IC102-*2 IC102-*3 IC102-*4
LGE2121-NonMS10 (MSD804KKX) U21 AA10
USB_OCD PCM2_CE_N/GPIO134 TS0VALID/GPIO88
K9F1G08U0D-SCB0 NAND01GW3B2CN6E H27U2G8F2CTR TC58NVG1S3ETA00 : EAN62651201 (KR/US REGION) V21 Y12
USB_CTL PCM2_IRQA_N/GPIO135 TS0SYNC/GPIO89
R20
120915 PCM2_CD_N/GPIO138 120915
LGE2121-MS10 (MSD804KKX) T20 Y13
NC_1 NC_29 NC_1 NC_29 NC_1 NC_29 NC_1 NC_29 PCM_5V_CTL Deleted PCM2_WAIT_N/GPIO136 TS0DATA_[0]/GPIO80 CI_TS_DATA Deleted
1 48 1 48 1 48 1 48 : EAN62674101 (NON_KR/US REGION) U22 Y11
PCM2_RESET/GPIO137 TS0DATA_[1]/GPIO81
NC_2 NC_28 NC_2 NC_28 NC_2 NC_28 NC_2 NC_28 S7LR-M_MS10(NON KR/US) AA12
2 47 2 47 2 47 2 47 IC101-*1 TS0DATA_[2]/GPIO82
LGE2121-MS (M1_L13_MS10) D4 AB12
NC_3 NC_27 NC_3 NC_27 NC_3 NC_27 NC_3 NC_27 120917 /MHL_OCP_DET UART1_TX/GPIO46 TS0DATA_[3]/GPIO83
3 46 3 46 3 46 3 46 Changed E4 AA14
W21
PCMDATA[0]/GPIO129 MHL_OCP_EN UART1_RX/GPIO47 TS0DATA_[4]/GPIO84
NC_4 NC_26 NC_4 NC_26 NC_4 NC_26 NC_4 NC_26
AA18
AB22
PCMDATA[1]/GPIO130 N25 AB14
4 45 4 45 4 45 4 45 AE20
PCMDATA[2]/GPIO131
PM_TXD UART2_TX/GPIO68 TS0DATA_[5]/GPIO85
AA15
PCMDATA[3]/GPIO123
PCMDATA[4]/GPIO122
N24 AA13
NC_5 I/O7 NC_5 I/O7 NC_5 I/O7 NC_5 I/O8
AE21
PCMDATA[5]/GPIO121 PM_RXD UART2_RX/GPIO67 TS0DATA_[6]/GPIO86
5 44 5 44 5 44 5 44
AB21
Y15
PCMDATA[6]/GPIO120 NF_CE1Z/GPIO141
AE18
AC17
B8 AB11
PCMDATA[7]/GPIO119 NF_WPZ/GPIO196
AD18 MODEL_OPT_6 UART3_TX/GPIO50 TS0DATA_[7]/GPIO87
NC_6 I/O6 NC_6 I/O6 NC_6 I/O6 NC_6 I/O7 W20
PCMADR[0]/GPIO128
NF_CEZ/GPIO140
NF_CLE/GPIO139
AC18
for SYSTEM EEPROM A8 FE_TS_CLK
6 43 6 43 6 43 6 43
V20
PCMADR[1]/GPIO127 NF_REZ/GPIO142
AC19
MODEL_OPT_7 UART3_RX/GPIO51 FE_TS_VAL_ERR
AB18
W22
PCMADR[2]/GPIO125 NF_WEZ/GPIO143
AD17
AE17 (IC104) AC15
R/B I/O5 RB I/O5 R/B I/O5 RY/BY I/O6 AA20
PCMADR[3]/GPIO124 NF_ALE/GPIO144
AD19 TS1CLK/GPIO101 FE_TS_SYNC
7 42 7 42 7 42 7 42 AA21
PCMADR[4]/GPIO102
PCMADR[5]/GPIO104
NF_RBZ/GPIO145
R136 22 P23 AD15
Y19
PCMADR[6]/GPIO105
I2C_SCL I2C_SCKM2/DDCR_CK/GPIO75 TS1VALID/GPI99
AB17
R137 22 P24 AC16 FE_TS_DATA[0]
RE I/O4 R I/O4 RE I/O4 RE I/O5 Y16
PCMADR[7]/GPIO106
I2C_SDA
8 41 8 41 8 41 8 41 AB19
PCMADR[8]/GPIO111
H5 I2C_SDAM2/DDCR_DA/GPIO74 TS1SYNC/GPIO100
AB20 K6
PCMADR[10]/GPIO117 PM_UART_TX/GPIO_PM[1]/GPIO7
CE
9
NC_25 E NC_25 CE NC_25 CE NC_25
AA16
AA19
K5
J6
D2 AD16 Internal demod out
40 9 40 9 40 9 40 AC21
K4
RGB_DDC_SDA
AA17
L6 DDCA_DA/UART0_TX TS1DATA_[0]/GPIO91
PCMADR[14]/GPIO109 PM_UART_RX/GPIO_PM[5]/GPIO11
C2 D1 AE15
10 39 10 39 10 39 10 39
Y20
PCMREG_N/GPIO126 GPIO_PM[7]/GPIO13
L5 RGB_DDC_SCL DDCA_CK/UART0_RX TS1DATA_[1]/GPIO92
AB15
GPIO_PM[8]/GPIO14
M6
M5
AE14
NC_8 NC_23 NC_8 NC_23 NC_8 NC_23 NC_8 NC_23 AA22
PCMOE_N/GPIO116 GPIO_PM[9]/GPIO15
C1 TS1DATA_[2]/GPIO93
11 38 11 38 11 38 11 38 AD22
PCMWE_N/GPIO195
PCMIORD_N/GPIO114
GPIO_PM[11]/GPIO17
M4 AC13
AD20
PCMIOWR_N/GPIO112 TS1DATA_[3]/GPIO94 120915
VCC_1 VCC_2 VDD_1 VDD_2 VCC_1 VCC_2 VCC_1 VCC_2 AD21
PM_SPI_SCK/GPIO1
A2
D3
P21 AC14 FE_TS_DATA[1]~[7]
12 37 12 37 12 37 12 37 AC20
PCMCE_N/GPIO118 PM_SPI_CZ0/GPIO_PM[12]/GPIO0
B2 PWM0 PWM0/GPIO69 TS1DATA_[4]/GPIO95
Y18
PCMIRQA_N/GPIO108
PCMCD_N/GPIO133
PM_SPI_SDI/GPIO2
PM_SPI_SDO/GPIO3
B1 N23 AD12 Deleted
VSS_1 VSS_2 VSS_1 VSS_2 VSS_1 VSS_2 VSS_1 VSS_2
Y21
PCMWAIT_N/GPIO103 PWM1 PWM1/GPIO70 TS1DATA_[5]/GPIO96
13 36 13 36 13 36 13 36
Y22
PCM_RESET/GPIO132 P22 AD13
Y14
2012.09.15 PWM2 PWM2/GPIO71 TS1DATA_[6]/GPIO97
NC_9 NC_22 NC_9 NC_22 NC_9 NC_22 NC_9 NC_22 U21
PCM2_CE_N/GPIO134
TS0CLK/GPIO90
TS0VALID/GPIO88
AA10
SCART1_MUTE Delete R21 AD14
14 35 14 35 14 35 14 35
V21
PCM2_IRQA_N/GPIO135 TS0SYNC/GPIO89
Y12
PWM3/GPIO72 TS1DATA_[7]/GPIO98
R20
T20
PCM2_CD_N/GPIO138
Y13 ERROR_OUT R154 22 P20
NC_10 NC_21 NC_10 NC_21 NC_10 NC_21 NC_10 NC_21 U22
PCM2_WAIT_N/GPIO136 TS0DATA_[0]/GPIO80
Y11 PWM4/GPIO73
15 34 15 34 15 34 15 34
PCM2_RESET/GPIO137 TS0DATA_[1]/GPIO81
TS0DATA_[2]/GPIO82
AA12 R113 22 F6
D4
E4
UART1_TX/GPIO46 TS0DATA_[3]/GPIO83
AB12
AA14
LED_AMBER PWM_PM/GPIO197
CLE NC_20 CL NC_20 CLE NC_20 CLE NC_20 N25
UART1_RX/GPIO47
UART2_TX/GPIO68
TS0DATA_[4]/GPIO84
TS0DATA_[5]/GPIO85
AB14
16 33 16 33 16 33 16 33 N24
B8
UART2_RX/GPIO67 TS0DATA_[6]/GPIO86
AA13
AB11
UART3_TX/GPIO50 TS0DATA_[7]/GPIO87
A8
ALE I/O3 AL I/O3 ALE I/O3 ALE I/O4 UART3_RX/GPIO51
AC15
H6
17 32 17 32 17 32 17 32 P23
TS1CLK/GPIO101
AD15
KEY1
P24
I2C_SCKM2/DDCR_CK/GPIO75 TS1VALID/GPI99
AC16 SAR0/GPIO34
WE I/O2 W I/O2 WE I/O2 WE I/O3
I2C_SDAM2/DDCR_DA/GPIO74 TS1SYNC/GPIO100
G5
18 31 18 31 18 31 18 31
D2
DDCA_DA/UART0_TX TS1DATA_[0]/GPIO91
AD16
KEY2 SAR1/GPIO35
D1
DDCA_CK/UART0_RX TS1DATA_[1]/GPIO92
AE15
AE14 C107 C110 G4
WP I/O1 WP I/O1 WP I/O1 WP I/O2 TS1DATA_[2]/GPIO93
AC13 SAR2/GPIO36
19 30 19 30 19 30 19 30 P21
PWM0/GPIO69
TS1DATA_[3]/GPIO94
TS1DATA_[4]/GPIO95
AC14 2011.11.15 0.1uF 0.1uF J5
N23
AD12
WalkieTalkie Issue 16V 16V SAR3/GPIO37
NC_11 I/O0 NC_11 I/O0 NC_11 I/O0 NC_11 I/O1
P22
R21
AD13
AD14
J4
20 29 20 29 20 29 20 29 P20
PWM3/GPIO72
PWM4/GPIO73
TS1DATA_[7]/GPIO98
SAR4/GPIO38
F6
PWM_PM/GPIO197
NC_12 NC_19 NC_12 NC_19 NC_12 NC_19 NC_12 NC_19 R101 22
21 28 21 28 21 28 21 28 H6 KEY_SCL
G5
SAR0/GPIO34
R163 22
NC_13 NC_18 NC_13 NC_18 NC_13 NC_18 NC_13 NC_18 G4
SAR1/GPIO35
SAR2/GPIO36
KEY_SDA R23
22 27 22 27 22 27 22 27
J5
J4
SAR3/GPIO37
R164 22 VSYNC_LIKE/GPIO146
SAR4/GPIO38
LED_RED
NC_14 NC_17 NC_14 NC_17 NC_14 NC_17 NC_14 NC_17 R23 R24
23 26 23 26 23 26 23 26 VSYNC_LIKE/GPIO146
SPI1_CK/GPIO199
R24
R25
SPI1_CK/GPIO199 R25
24 25 24 25 24 25 24 25 T21
SPI1_DI/GPIO200
SPI1_DI/GPIO200
T22
SPI2_CK/GPIO201
SPI2_DI/GPIO202
T21
SPI2_CK/GPIO201
T22
SPI2_DI/GPIO202
+5V_Normal
PM MODEL OPTION IC101

DIMMING I2C +3.3V_ST MSD804KKX
+3.3V_Normal 121019
R126
R130
ADDED to improve EMI
10K
S7LR-M_NON_MS10(KR/US)
10K
R131
WLED_ENABLE 100
OPT C7 AB25 R182 22
OPT C AMP_RST GPIO39 LVA0P RXA0+
R174 R177 121018 R127 applied on only SMALL PCB E6 AB23 R183 22
10K 10K OLP GPIO40 LVA0N RXA0-
R156 10K Net Name Change Q100 B 4.7K F5 AC25 R184 22
BLU_CURRENT_CTL PWM0 RXA1+
R140 R141 R160 R161 R144 R145 MMBT3904(NXP) GPIO41 LVA1P
1K 1K 4.7K 4.7K 2.2K 2.2K R178 100 OPT B6 AB24 R185 22
R157 100 PC_AUDIO_DET GPIO42 LVA1N RXA1-
WLED_DIM_ADJ PWM2 BOOT_POWER_OPTION_0 E E5 AD25 R186 22
121018 AV_CVBS_DET GPIO43 LVA2P RXA2+
R179 100 OPT ADDED D5 AC24 R187 22
C100 C111 MODEL_OPT_8 GPIO44 LVA2N RXA2-
1uF 2.2uF AMP_SDA BOOT_POWER_OPTION_1 4.7K 120915 B7 AE23 R188 22
R129 GPIO45 LVA3P RXA3+
OPT AMP_SCL OPT OPT SCART1_DET Delete E7 AC23 R189 22
OPT HP_DET GPIO48 LVA3N RXA3-
R175 R176 F7 AC22
10K 10K 121018
I2C_SDA MODEL_OPT_9 GPIO49 LVA4P
ADDED AB5 AD23
I2C_SCL TUNER_RESET GPIO52 LVA4N
AB3
MODEL_OPT_0 GPIO53
KEY_SDA A9 V23
GPIO54 LVB0P
KEY_SCL F4 U24
MODEL_OPT_1 GPIO55 LVB0N
AB1 V25
LNA_CTRL_1 I2C_SCKM0/GPIO56 LVB1P
N6 V24
LNA_CTRL_2 I2C_SDAM0/GPIO57 LVB1N
AB2 W25
+3.3V_ST +3.3V_ST MODEL_OPT_2 GPIO76 LVB2P
SERIAL FLASH MEMORY AC2 W23
EEPROM +3.3V_Normal
BR_RESET_DEMOD GPIO77 LVB2N
AA23
LVB3P
S_FLASH_MAIN_WINBOND Y24
LVB3N
AA25
NVRAM_ST NVRAM_RENESAS OPT IC100 LVB4P
R138 AA24
IC103 IC103-*1 IC103-*2 +3.3V_ST 4.7K W25Q80BVSSIG LVB4N
AT24C256C-SSHL-T C105 M24256-BRMN6TP R1EX24256BSAS0A
C114 S_FLASH_MAIN_MACRONIX AE24 R158 22
NVRAM_ATMEL 0.1uF LVACLKP RXACK+
CS VCC 0.1uF AD24 R159 22
E0 VCC A0 VCC /SPI_CS 1 8 IC100-*1 LVACLKN RXACK-
1 8 1 8
OPT Y23
A0 VCC
MX25L8006EM2I-12G LVBCLKP
1 8 R135 W24
E1 WC A1 WP 10K DO[IO1] HOLD[IO3] LVBCLKN
2 7 2 7 SPI_SDO 2 7
A1 WP CS# VCC T25
2 7 1 8 MODEL_OPT_3
E2 SCL A2 SCL GPIO194
A0’h 3 6 3 6 %WP[IO2] CLK U23
/FLASH_WP 3 6 SPI_SCK GPIO191 MODEL_OPT_4
A2 SCL T24
3 6 R111 22 I2C_SCL VSS SDA VSS SDA SO/SIO1 HOLD# GPIO192 MODEL_OPT_5
4 5 4 5 R139 2 7 T23
GND DI[IO0] 33 GPIO193
GND SDA 4 5
4 5 R112 22 SPI_SDI
I2C_SDA
WP# SCLK
C104 C106 3 6
8pF 8pF
EAN61548301 EAN62389501
EAN61133501 OPT OPT
GND SI/SIO0
4 5
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES EAX65077303

SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS NC4_S7LRM 2013.1.14
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. MAIN1_NON_EU 1 12
Copyright ⓒ 2013 LG Electronics. Inc. All right reserved.

Only for training and service purposes LGE Internal Use Only
PIN NAME PIN NO.
MODEL OPTION LOW HIGH
MEMORY OPTION +1.15V_VDDC
VDDC 1.15V +1.15V_VDDC
MODEL_OPT_MIU0-256M(BR/ASIA)
MODEL_OPT_0 AB3 FHD HD

+3.3V_ST +3.3V_Normal +2.5V_Normal +3.3V_Normal
Memory Model Model Note VDDC : 2026mA
(OPT)ZENER MainIC
MODEL OPTION MODEL_OPT_1 F4 OPT 4 OPT 6
NON_AJ AJ
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
10uF
10uF
10K
10K
10uF
MODEL_OPT_2 AB2
1K
1K
1K
1K
1K
1K
1K
1K
NON_DVB_T2 DVB_T2
1uF
1uF
(OPT)TAIWAN
128M 0 0 ZD201 OPT OPT

5.6B
ASIA
MODEL_OPT_3 T25
OPT
OPT
OPT
NON_M120 M120
C275
C276
OPT
OPT
C228
OPT OPT OPT OPT OPT
128M+128M 0 1 OPT
C277
C280
C283
C292
C299
C260
C291
C298
C302
C304
MODEL_OPT_4
R300
R301
U23
R290
R222
R291
R224
R206
R208
R211
R226
MIU0-128M MIU0-256M
120915 256M 1 0
Deleted
MODEL_OPT_5 T24 NON_DVB_S DVB_S 111128
MODEL_OPT_0 Zener Add
MODEL_OPT_1 MODEL_OPT_6 B8 MIU1-NO_DDR MIU1-128M 256M+128M 1 1 Ginga
R203 100 BR(RF_SW_OPT)
RF_SWITCH_CTL MODEL_OPT_2 Dual Stream is only Korea 3D spec
MODEL_OPT_3 MODEL_OPT_7 A8 NON_DualStream DualStream
MODEL_OPT_4
MODEL_OPT_5 MODEL_OPT_8 F7 HD_LVDS_EU HD_LVDS_NON_EU Normal Power 3.3V
MODEL_OPT_6
MODEL_OPT_9 EU,AJ TAIWAN +3.3V_Normal VDD33 IC101
MODEL_OPT_7 A9 MSD804KKX
Other: N.C +1.15V_VDDC
MODEL_OPT_8
MODEL_OPT_MIU0-128M(KR/US)
OPT
OPT
OPT
OPT
OPT
R268
0.1uF OPT
MODEL_OPT_9
Close to MSTAR 0 S7LR-M_NON_MS10(KR/US)
(OPT)ZENER MainIC
DTV_IF
R288 100 C257 0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
K12 G10
0.1uF
1/10W
0.1uF
IF_P_MSTAR AVDDLV_USB GND_32
10uF
10uF
C254 10uF
10K
10K
OPT 5% G11
OPT
HALF_NIM HALF_NIM
1K
1K
1K
1K
1K
1K
1K
1K
C287 ASIA(HALF_NIM/IF_FILTER) GND_33

NON_ASIA
100pF C288 ZD202 G9 G12

33pF VDDC_1 GND_34
ASIA
5.6B H9
OPT
G13
OPT
C284
C293
R289 100 C258 0.1uF
C255
C259
C266
C279
C297
C301
C265
C267
C232
VDDC_2 GND_35
C239
C246
IF_N_MSTAR K10 G14
HALF_NIM HALF_NIM VDDC_3 GND_36
R294
R207
R223
R225
R209
R212
R227
ASIA(HALF_NIM/IF_FILTER) K11 G17

R302
R303
R293
C289 120915 VDDC_4 GND_37

33pF 100->33pF L10 G18
IC101 111128 M12
VDDC_5 GND_38
G19
MSD804KKX Zener Add VDDC_6 GND_39
121118 M13 G24
APPLY AVDD_AU33 VDDC_7 GND_40
C250 0.1uF R234 47 TU_SIF N12 H11
VDDC_8 GND_41
S7LR-M_NON_MS10(KR/US) C251 0.1uF R235 47 P14 H12
C264 R269 120915 VDDC_9 GND_42
J2 AC4 1000pF 0 Deleted P15 H13
RXACKP NC_8 VDDC_10 GND_43
J3 AD3 ANALOG SIF 50V R10 H14
RXACKN NC_9 OPT 1/10W VDDC_11 GND_44
K3 Close to MSTAR C240 C241 R14 H15
RXA0P 5% 0.1uF 0.1uF VDDC_12 GND_45
J1 AC3 R15 H16
RXA0N IP +3.3V_Normal FB_CORE VDDC_13 GND_46
K2 AE3 T10 H17
RXA1P IM VDDC_14 GND_47
K1 R274 H18
RXA1N HALF_NIM GND_48
L2 AD4 H19
RXA2P SIFP 0 GND_49
L3 AC5 P10 J9
RXA2N SIFM NC_2 GND_50
T5 P19 J10
DDCDA_DA/GPIO27 C282 HALF_NIM FB_CORE GND_51
T4 0.1uF R243 R16 J11
DDCDA_CK/GPIO26 10K AVDDL_MOD GND_52
V5 HALF_NIM L11 J12
BOOT_POWER_OPTION_0 HOTPLUGA/GPIO22 HALF_NIM NC_1 GND_53
M14 J13
121018
PM_MODEL_OPT_0 AD2
R247
0 STby 3.3V MIUVDDC DVDD_DDR GND_54
J14
IF_AGC IF_AGC_MAIN GND_55
->BOOT_POWER_OPTION_0 AE2 J15
RF_AGC C285 AVDD_NODIE:7.362mA GND_56
0.047uF W9 J16
AVDD2P5 AVDD2P5_ADC_1 GND_57
25V W10 J18
TUNER_I2C HALF_NIM +3.3V_ST AVDD_NODIE AVDD2P5_ADC_2 GND_58
AE6 W11 J19
I2C_SCKM1/GPIO78 TU_SCL R216 AVDD2P5_ADC_3 GND_59
AD6 W12 J25
I2C_SDAM1/GPIO79 TU_SDA 0 AVDD2P5_ADC_4 GND_60
Close to MSTAR K9
1/10W C286 GND_61
C252 Y17 K13
(OPT)ZENER MainIC
121018 C261 27pF 5% 0.1uF 0.1uF AVDD25_LAN GND_62
PM_MODEL_OPT_1 AD1 K14
XIN GND_63
->BOOT_POWER_OPTION_1 AC1 V18 H10
R287
X201 AVDD2P5_MOD
XOUT AVDD_MOD_1 GND_64
1M
BOOT_POWER_OPTION_1 R5 24MHz C262 27pF ZD203 U19 K18

HOTPLUGD/GPIO25 12.08.03 AVDD_MOD_2 GND_65
HDMI
22->27pF 5.6B K19

AVDD_MPLL GND_66
AE9 D7 OPT R297 0 K22
CK+_HDMI2 RXCCKP SPDIF_IN/GPIO150 120715 111128 GND_67
AC9 D6 Added W14 L8
CK-_HDMI2 RXCCKN SPDIF_OUT/GPIO151 Zener Add NC_3 GND_68
AC10 OPT R296 100 R217 W15 L9
D0+_HDMI2 RXC0P 0 NC_4 GND_69
AD9 J8
D0-_HDMI2 RXC0N 1/10W GND_70
AC11 E3 SIDE USB C234
U7 L12
D1+_HDMI2 RXC1P USB0_DM 5% AVDD_NODIE AVDD_NODIE GND_71
AD10 E2 0.1uF L13
D1-_HDMI2 RXC1N USB0_DP GND_72
AE11 L7 L18
D2+_HDMI2 RXC2P AVDD_DVI AVDD_DVI_USB_1 GND_73
AD11 AC12 M7 L19
D2-_HDMI2 RXC2N USB1_DM USB_DM AVDD_DVI AVDD_DVI_USB_2 GND_74
120715 R218 22 AE8 AE12 AVDD_MPLL P7 M8
DDC_SDA_2 DDCDC_DA/GPIO31 USB1_DP USB_DP AVDD3P3_MPLL GND_75
Added R219 22 AD8 R7 K8
DDC_SCL_2 DDCDC_CK/GPIO30 AVDD_DMPLL GND_76
AC8 R215 M10
0.1uF
0.1uF
HPD2 HOTPLUGC/GPIO24 0 GND_77
C202 10uF
C8 R213 22 C307 1uF M19 M11
I2S_IN_BCK/GPIO148 AMP_SCL DVDD_NODIE GND_78
F2 D8 R214 22 1/10W L14
CK+_HDMI1 RXBCKP I2S_IN_SD/GPIO149 AMP_SDA 5% GND_79
F3 D9 V7 M15
CK-_HDMI1 RXBCKN I2S_IN_WS/GPIO147 COMP_DET AVDD_AU33 AVDD_AU33 GND_80
C235
C229
G3 W7 M16
D0+_HDMI1 RXB0P AVDD_EAR33 GND_81
F1 B10 M18
D0-_HDMI1 RXB0N I2S_OUT_BCK/GPIO154 AUD_SCK GND_82
G2 C9 R19 M25
D1+_HDMI1 RXB1P I2S_OUT_MCK/GPIO152 AUD_MASTER_CLK_0 VDD33 VDDP_1 GND_83
G1 B9 T19 N10
D1-_HDMI1 RXB1N I2S_OUT_SD/GPIO155 AUD_LRCH VDDP_2 GND_84
H2 N11
D2+_HDMI1 RXB2P GND_85
H3 W18 N13
D2-_HDMI1 RXB2N I2S_I/F AVDD_LPLL_1 GND_86
120715 R220 22 R6 W19 N14
DDC_SDA_1 DDCDB_DA/GPIO29 AVDD_LPLL_2 GND_87
Added R221 22 U6 C10 N15
DDC_SCL_1 DDCDB_CK/GPIO28 I2S_OUT_WS/GPIO153 AUD_LRCK GND_88
P5 V19 N16
HPD1 HOTPLUGB/GPIO23 VDD33 VDDP_NAND GND_89
CEC_REMOTE_S7
R4
CEC/GPIO5
AB9
DDR3 1.5V GND_90
N17
N19
AUL0 120915 GND_91
AA11 Deleted J17 K7
AUR0 +1.5V_DDR AVDD_DDR0_D_1 GND_92
R266 510 P2 Y9 K15 P8
DSUB_HSYNC HSYNC0 AUL1 AVDD_DDR0_D_2 GND_93
R267 510 R3 AA9 K16 P9
DSUB_VSYNC VSYNC0 AUR1 AVDD_DDR0_D_3 GND_94
R228 33 C204 0.047uF N2 AA7 AVDD_DDR0:55mA L15 M9
DSUB_R+ RIN0P AUL2 +1.5V_DDR AVDD_DDR0_C GND_95
DSUB
R229 68 C205 0.047uF P3 AB8 +1.5V_DDR P11

RIN0M AUR2 GND_96
R230 33 C206 0.047uF N3 Y8 C242 2.2uF K17 P13
DSUB_G+ GIN0P AUL3 COMP_L_IN AVDD_DDR1_D_1 GND_97
R231 68 C207 0.047uF N1 Y10 C243 2.2uF L17 P16
GIN0M AUR3 COMP_R_IN AVDD_DDR1_D_2 GND_98
R232 33 C208 0.047uF M3 AC7 C244 2.2uF M17 P17
0.1uF OPT
DSUB_B+ BIN0P AUL4 PC_L_IN AVDD_DDR1_D_3 GND_99
R233 68 C209 0.047uF M2 AD7 C245 2.2uF L16 P18
10uF OPT
0.1uF OPT
BIN0M AUR4 PC_R_IN AVDD_DDR1_C GND_100
0.1uF
0.1uF
2.4K
C210 1000pF M1 P12
C278
10uF
C281
C290
C296
C300
C303
C305
0.1uF
1uF
10K
SOGIN0 GND_101
C306
R260
R261
AUDIO IN R8
GND_102
E9 R9
GND_EFUSE GND_103
V2 R11
HSYNC1 AUDIO OUT GND_104
V3 W6 R12
VSYNC1 GPIO_PM[13]/GPIO19 MHL_CD_SENSE GND_105
U3 V6 120915 AVDD_DDR1:55mA A23 R13
RIN1P AUOUTL2 Deleted GND_1 GND_106
U2 V4 B17 R17
RIN1M AVDD5V_MHL AVDD5V_MHL 12015 GND_2 GND_107
T1 Y7 C23 T8
GIN1P GPIO_PM[14]/GPIO20 /VBUS_EN 120915 SCART1_LOUT,ROUT GND_3 GND_108
T2 W5 Deleted A5 T9
GIN1M AUOUTR2 Deleted GND_4 GND_109
R2 U5 TP209 C11 N7
BIN1P GPIO_PM[15]/GPIO21 GND_5 GND_110
R1 C19 T11
BIN1M GND_6 GND_111
T3 C22 T12
SOGIN1 GND_7 GND_112
+1.15V_VDDC D14 T13
MIUVDDC GND_8 GND_113
D18 T14
GND_9 GND_114
AA2 D19 T15
COMP
R237 33 C218 0.047uF Y2
HSYNC2 R271 Normal 2.5V E17
GND_10 GND_115
T16
COMP_Pr+ RIN2P L202 0 GND_11 GND_116
R238 68 C219 0.047uF AA3 E18 T17
RIN2M BLM18SG121TN1D GND_12 GND_117
R239 W2 AD5 1/10W +2.5V_Normal AVDD2P5 E19 U8
33 C220 0.047uF C247 C248
COMP_Y+/AV_CVBS_IN GIN2P AUVRM 5% 10uF 0.1uF GND_13 GND_118
R240 68 C221 0.047uF Y3 C249 C253 C256 C263 E22 U9
GIN2M 4.7uF 1uF 0.1uF 10uF R272 AVDD2P5:172mA GND_14 GND_119
R241 33 C222 0.047uF V1 AE5 F8 U10
COMP_Pb+ BIN2P AUVAG 0 GND_15 GND_120
R242 68 C223 0.047uF W3 AC6 F17 U11
(OPT)ZENER MainIC
BIN2M AUVRP 1/10W GND_16 GND_121
C224 1000pF W1 OPT OPT F18 U12
SOGIN2 H/P OUT 5% C269 GND_17 GND_122
AA6 L203 5.6uH LN4500 C270 C271 C273 C274 F19 U13
EARPHONE_OUTL HP_LOUT 10uF 0.1uF 0.1uF 0.1uF 0.1uF GND_18 GND_123
CVBS In/OUT AB6 L205 5.6uH LN4500 ZD204 G8 U14
EARPHONE_OUTR HP_ROUT GND_19 GND_124
R244 33 C225 0.047uF AA8 5.6B H8 U15
TU_CVBS CVBS0 GND_20 GND_125
Y4 R275 R276 N22 U16
CVBS1 0 111128 GND_21 GND_126
R246 33 C227 0.047uF W4 C6 LN4500 0 Zener Add N21 U17
COMP_Y+/AV_CVBS_IN LN4500 AVDD2P5_MOD
CVBS2 RP/GPIO63 EPHY_RP GND_22 GND_127
AA5 C5 AVDD25_PGA:13mA N20 R18
CVBS3 TP/GPIO60 EPHY_TP C268 C272 SOC_RESET GND_23 GND_128
Y5 4.7uF R277 4.7uF R278 R273 M22 V9
NC_5 0 0 0 GND_24 GND_129
AA4 A6 10V 10V +3.3V_ST M21 V10
NC_7 RN/GPIO66 EPHY_RN OPT OPT GND_25 GND_130
Y6 C4 LN4500 LN4500 M20 V11
NC_6 1/10W GND_26
LED1/GPIO59 GND_131
AA1 5% C238 F10 V12
CVBSOUT1 0.1uF GND_27 GND_132
B5 V15 V14
120918 C203 TN/GPIO62 EPHY_TN 111026Switch 16V GND_28 GND_133
DTV/MNT_VOUT deleted 1000pF R252 68 C233 0.047uF AB4 C3 W16 V17
50V VCOM GPIO61 R264 R265 R262 R263 EBF32593901 Deletion GND_29 GND_134
OPT A3 49.9 49.9 49.9 49.9 V8 T7
GPIO64 C200 GND_30 GND_135
Close to MSTAR GPIO65
B3 LAN JACK LAN JACK LAN JACK 4.7uF T18
GND_31 GND_136
E8
B4 LAN JACK 10V
LED0/GPIO58 C294 C295 R205
0.1uF 0.1uF 10
SOC_RESET
LAN JACK LAN JACK
C
D200 OPT OPT
N4 MMBD6100
IRIN/GPIO4 IR C201 ZD200
T6 R210 0 C231 1uF R200
A2 A1 62K 0.1uF 3.3V
ARC0 HDMI_ARC
N5 OPT OPT
HWRESET SOC_RESET
SB_MUTE

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. MAIN2_NON_EU 2 12

DSUB RGB
+3.3V_ST +5V_Normal
PC AUDIO(SIDE) USB(SIDE)
D416
MMBD6100
R420
R421
A2
0
OPT
0
IC400
C AP2191DSG
+5V_USB
A1
NC GND
8 1
+3.3V_Normal
OUT_2 IN_1
7 2
OUT_1 IN_2
6 3
12.08.10 R407 C400 C404 FLG EN C405

R413 470K 0.1uF 10uF 5 4
R408 47K->470K R409 10V 0.1uF
10K 1K USB_CTL
10K OPT R417
PC_AUDIO_DET 10K
RGB_DDC_SCL
JP411 VA407
RGB_DDC_SDA 20V
R419
OPT 47
OPT OPT R444 3AU04S-305-ZC-(LG)
OPT 15K
C401 C403 VA415 PC_R_IN JK402 USB_OCD
R405
18pF 18pF 0 6 M6
50V 50V 20V
PM_RXD C414 R442
JP404 R446
1
VA419
20V 220pF 470K 10K
USB DOWN STREAM

OPT
121128 OPT 1 M1
50V
ESD improve R406 JP429
0
2
OPT->APPLY 3 M3_DETECT USB_DM 1:AL8
PM_TXD R445
VA400 VA401 15K
121128 PC_L_IN
20V 20V ESD improve OPT OPT JP428
121128 12.07.02 4 M4
3
121128 R403 R404 USB_DP 1:AL7
ESD improve OPT->APPLY BY.Hwang
ESD improve 0 0 JP403 R441
OPT->APPLY +3.3V_ST C413
OPT->APPLY 5 M5_GND VA420 470K R447
OPT
VA417 20V 220pF 10K JP427 111026
4
2:E18 DSUB_VSYNC JP400 KJA-PH-1-0177 50V VA424 VA425
20V 20V ESD diode deletion
JK401 20V
5
JP401 JP402 EAH39491601 2EA
2:E18 DSUB_HSYNC
R418
47K
121128 120103
JP408 121128
ESD improve ESD diode addition
L401 JP409 R434 ESD improve
OPT->APPLY EAF61530301 2EA
BLM15BD121SN1 47K OPT->APPLY
DSUB_DET
DSUB_B+ C
R429 0 Q400
R400 JP407 R435
C419 R427 0 B MMBT3904(NXP)
75
47pF 10K
50V L402 R426 0 R431 VA418
BLM15BD121SN1 JP405 0 20V E
DSUB_G+
OPT
C420 R401
GREEN_GND
DDC_CLOCK
DDC_DATA
BLUE_GND
SYNC_GND
47pF 75 121128
RED_GND
DDC_GND
L403
H_SYNC
V_SYNC
GND_2
GREEN
GND_1
50V JP406 ESD improve

BLUE
BLM15BD121SN1
RED
ETHERNET
NC
OPT->APPLY
JP410
DSUB_R+
SHILED
C421
11
12
13
14
15
R402 111026
47pF 75 LAN Jack deletion
50V
Jack Shield (HDMI1, HDMI2, RGB)
16
10
6
11.10.31 111117
To Improve EMI LAN Jack Addition for T2
1
+3.3V_Normal
5.5V
5.5V
VA402
VA403
VA406
5.5V
JK400
SUB(ETHERNET_XMULTIPLE(MP))
SPG09-DB-010
MAIN(ETHERNET) R411
JK403-*1 JK403 0
11.10.27 XRJV-01V-0-D12-080 JackShield(for NonCKD) JackShield(for CKD)
To Improve Ringing issue RJ45VT-01SN002 LAN JACK M1 M1-*1
LOW capacitance Part apply MGJ63348201 MGJ63348202
1 1 EPHY_TP
1
2 2
2
3 3 EPHY_TN
3
4 4 EPHY_RP
4
5 5
5
RS232C(SIDE) Hotel_Model(RS232C apply)
C402 +3.3V_ST
LAN JACK
0.33uF 6 6
16V 6 EPHY_RN
Hotel_Model(RS232C apply) ZD400
5.6B
OPT
OPT
VA404
OPT
5.5V
VA409
OPT
5.5V
5.5V
VA405
C407
5.5V
Hotel_Model(RS232C apply)
VA426
7 7
0.33uF 7
C406 16V
0.33uF 5.6B
16V C410 ZD401
C408 8 8
0.1uF 0.01uF
8 LAN JACK
16V 50V
Hotel_Model(RS232C apply) 9 LAN JACK 120918
9
DOUT2
JIG GND Point addition

RIN2
C2-
C2+
C1-
C1+
9
V-
V+
9
8
IC401
JP_GND1 JP_GND2 JP_GND3 JP_GND4
MAX3232CDR
10
11
12
13
14
15
16
9
ROUT2
DIN2
DIN1
ROUT1
RIN1
DOUT1
GND
VCC
R410
0 C409
0.1uF
NON_Hotel_Model(RS232C Bypass) 16V +3.3V_ST
PM_TXD R412
0 P400
R415
PM_RXD 100 VA411
NON_Hotel_Model(RS232C Bypass) 20V 12507WS-04L
R414
100
VA408 VA410 1
20V 20V
OPT OPT VA412
20V 2
JP413 JP414
JP412 4
(OPT)IR_OUT
IR_OUT 5
M3_DETECT
R416
0
M5_GND
M4
M1
M6
5
6
KJA-PH-1-0177
JK404

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. INTERFACE 4 12

HDMI
HDMI_1 +3.3V_ST CEC
R520
100
R506
47K
HDMI_CEC CEC_REMOTE_S7
R504
OPT
47K
OPT
OPT 5V_DET_HDMI_1
C
R505 Q500
10K B MMBT3904(NXP)
E OPT
OPT
5V_HDMI_1 VA504 5V_HDMI_1 +5V_Normal 5V_HDMI_2 +5V_Normal
OPT +3.3V_ST
R508
A1
A2
A1
A2
A1
A2
SHIELD 10K
OPT MMBD6100 MMBD6100 MMBD6100
R502 D501 D502 D503
20 OPT
C
C
1K OPT R510
Q502 B 10K
19 OPT HPD1
VA512 MMBT3904(NXP)
OPT
18 20V
VA511 E 120915
R517 R518
17 20V R521 R522 47K->2.7K
2.7K 2.7K 2.7K 2.7K
16 DDC_SDA_1
DDC_SCL_1 DDC_SDA_1 DDC_SDA_2

15
R526 0
HDMI_ARC OPT OPT
14 (OPT)HDMI1_ARC VA500 VA501 DDC_SCL_1 DDC_SCL_2
HDMI_CEC
13 20V 20V
EAG61491201
OPT OPT
VA507 VA508
12 20V 20V
(OPT)ESD_HDMI_SEMTECH(DEV)
OPT
11 D504 120715
CK+ RCLAMP0524PA Added for ESD prevention
10 1 10 120825
D0- 2 9 CK-_HDMI1 OPT->APPLY
9
CK+_HDMI1
D0_GND 3 8
8 4 7
D0+ D0-_HDMI1
7 5 6
D0+_HDMI1
D1- 120825
6 ESD component addition
D1_GND
5 (OPT)ESD_HDMI_SEMTECH(DEV)
D504-*1 D505-*1
D505 IP4283CZ10-TBA IP4283CZ10-TBA
D1+
4
D2-
1
2
RCLAMP0524PA
10
9
D1-_HDMI1
TMDS_CH1-
1 10
NC_4 TMDS_CH1-
1 10
NC_4 MHL OCP
3 D1+_HDMI1 TMDS_CH1+ NC_3 TMDS_CH1+ NC_3
2 9 2 9
D2_GND 3 8
2 4 7
GND_1
3 8
GND_2 GND_1
3 8
GND_2
D2+ D2-_HDMI1
1 5 6 TMDS_CH2-
4 7
NC_2 TMDS_CH2-
4 7
NC_2
D2+_HDMI1
TMDS_CH2+ NC_1 TMDS_CH2+ NC_1
5 6 5 6
LN4500
AVDD5V_MHL 5V_HDMI_2
(OPT)ESD_HDMI_NXP (OPT)ESD_HDMI_NXP
IC500
JK500 +5V_ST
BD82020FVJ +5V_USB
+3.3V_Normal
R531 LN4500
0 +3.3V_Normal
D500 MHL 5V from USB
MBR230LSFT1G OUT_3 GND
8 1 R539
R511 30V 0
10 R538
C500 100K OUT_2 IN_1
10uF 7 2 10K
OPT (OPT)LN4500MHL_OLD
10V R516
121109
HDMI_2 With MHL Change 0ohm -> 10ohm LN4500
(EOS Issue..Mstar Recommand)
OUT_1
6 3
IN_2
C503
0.1uF
LN4500
R519
10K
R535
2.7K
LN4500 LN4500
R537
0 0
OC EN (OPT)LN4500MHL_OLD
E
+3.3V_ST 5 4
+3.3V_Normal
R536 Q506
LN4500 LN4500 C
R523
B
B 10K
R515 R533 /VBUS_EN
10K 20K LN4500
R503
/MHL_OCP_DET LN4500 LN4500 (Active Low)

LN4500 R534 Q508
47K
E
10K LN4500
R500
47K
R525 0 LN4500
5V_DET_HDMI_2 C
C R524
R501 Q501 B 10K
10K B MMBT3904(NXP) MHL_OCP_EN
LN4500
Q507 (Active High)
E
OPT E LN4500
5V_HDMI_2 VA505
LN4500 120915
R509 22->100ohm
100
MN33D
SHIELD
R528
MN33D
20 1K C
MN33D R529
Q505 B 10K
19 MMBT3904(NXP) HPD2
OPT
OPT VA514
18 E
20V
VA513
17 20V
DDC_SDA_2
16
DDC_SCL_2
15
R527 0
HDMI_ARC
14 (OPT)HDMI2_ARC VA502 VA503
HDMI_CEC 20V 20V
13
EAG61491201
OPT OPT
VA509 VA510
12 20V 20V (OPT)ESD_HDMI_SEMTECH(DEV) 120715
D506
RCLAMP0524PA Added for ESD prevention
11 120825
CK+ 1 10
10 CK-_HDMI2 OPT->APPLY
2 9
D0- CK+_HDMI2 D506-*1 D507-*1
9 3 8 IP4283CZ10-TBA IP4283CZ10-TBA
D0_GND 4 7 TMDS_CH1- NC_4 TMDS_CH1- NC_4

8 D0-_HDMI2 1 10 1 10
5 6
D0+ D0+_HDMI2 TMDS_CH1+
2 9
NC_3 TMDS_CH1+
2 9
NC_3
7 120825
GND_1 GND_2 GND_1 GND_2
D1- ESD component addition 3 8 3 8
6
(OPT)ESD_HDMI_SEMTECH(DEV) TMDS_CH2-
4 7
NC_2 TMDS_CH2-
4 7
NC_2
D1_GND D507
5 TMDS_CH2+ NC_1 TMDS_CH2+ NC_1
RCLAMP0524PA 5 6 5 6
D1+ 1 10 ESD_HDMI_NXP ESD_HDMI_NXP
4 D1-_HDMI2
2 9
D2- D1+_HDMI2
3 3 8 +3.3V_ST
D2_GND 4 7
2 D2-_HDMI2
5 6
D2+ D2+_HDMI2
1
R513
10K
OPT
LN4500 E
R514
R512 10K Q504
0
JK501 MMBT3906(NXP)
OPT B
0 1/16W LN4500 C OPT
R530 C
VA506
MN33D 5% C502
B
5.6V
0.047uF Q503
OPT
25V MHL_CD_SENSE
MMBT3904(NXP)
E OPT
R507
R532 121118
0 300K LN4500->APPLY
LN4500

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. HDMI 5 12

IR/LED and Control Module
+3.3V_ST
P600 P601
12507WR-12L 10031HR-30
KEY2 R616 L600

3.3K BLM18PG121SN1D JP600
KEY1 1
1
KEY_SCL R617
R614 3.3K
KEY_SDA 100 JP601 2
2
+3.3V_ST 3
+3.3V_ST R615
100
JP602 3 4
R604 270 R610 330
1/10W 5
1/10W
1% JP605
1% 4
RXA3+ 6
Amber LED(Non M73):5.9mA RXA3- 7

Red LED(Non M73):4.8mA JP604 5
8
121118 JP603 6 9
RXACK+
R604,R610
2012->1608 RXACK- 10
7
11
JP607 12
RXA2+
8
RXA2- 13
JP606
9 14
RXA1+ 15
JP608
R600 C JP609 10
RXA1- 16
10K (IR Port protection against ESD)
B Q600 121018 R630
LED_RED 17
MMBT3904(NXP) 100ohm->200ohm 200
IR 11
R601 E 18
10K RXA0+
+3.3V_ST JP610
12 RXA0- 19
PIN22
50V
100pF 50V
20
100pF 50V
50V
JP611 13
0~0.7V VESA
OPT D603 20V

20V
OPT D602 20V

20V
C602
OPT
21
C603
OPT
1000pF
R628
2.7~3.3V JEDIA
C601
0.1uF
C600
0
22
D601
D600
PIN23 23
GND LGD R629
0 24
CMI 21.6"/26"
NC 25
12.07.17
Change D601~3
26
R602 C
10K 27
B Q601
LED_AMBER
MMBT3904(NXP) +12V_PANEL_POWER 28
R603 E
10K 2012.04.13 29
1K/10W -> 4.7K/10W
30
111116 31
4.7K
4.7K
4.7K
C605 C607
4.7K
100uF Ecap C606
R625
R624
R626
R627
Deletion 0.1uF 10uF 1000pF
EAE38362801 50V 25V 50V
2012.04.13
10uF/10V -> 10uF/25V
JP612
IR_OUT(Ready)
+3.3V_ST
(OPT)IR_OUT
R619
10K
OPT +3.3V_ST
R618 R620
22 0
IR_OUT
(OPT)IR_OUT
C (OPT)IR_OUT R622
R621 10K
Q602 B 10K
MMBT3904(NXP) (OPT)IR_OUT
(OPT)IR_OUT
E
C604
1000pF C
(OPT)IR_OUT R623
Q603 B 47K
MMBT3904(NXP) IR
(OPT)IR_OUT
(OPT)IR_OUT
E
EAX65077303
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. MODULE&CONTROL 6 12

L700-*1
10.0uH
(OPT)Audio_Coil_TAIYO
AUDIO AMP NRS6045T100MMGK
L706-*1
+3.3V_AMP AMP_RST 10.0uH (OPT)Audio_Coil_TAIYO
C706 NRS6045T100MMGK
1000pF
50V
50V
L701-*1
R716 10.0uH (OPT)Audio_Coil_TAIYO
+19V_AMP_VCC
22000pF
0
C711
OPT NRS6045T100MMGK
AUD_MASTER_CLK R700
12.08.20 3.3
L709-*1
OPT 10.0uH (OPT)Audio_Coil_TAIYO
C744 C712 C715 C718 C703
47uF 0.01uF NRS6045T100MMGK
0.1uF 0.1uF 10uF
C707 C702 25V 50V
50V 50V 25V
[EP]GND
10uF
0.1uF VDD_IO
GND_IO
PGND1A
PVDD1A
PVDD1B
10V
16V
CLK_I
RESET
BST1A
OUT1A
D706
1N4148W R719 R715
12 12 L700
OPT 100V 10uH Audio_Coil_ABCO C739 R727
C701 OPT 0.1uF
AD
C700 C730 50V 5.1K
0.1uF 0.1uF LPH6045T-100M
390pF
16V 16V 50V C735
L706 0.47uF
10uHAudio_Coil_ABCO 50V
C731
390pF C740
40
39
38
37
36
35
34
33
32
31
50V LPH6045T-100M 0.1uF R728
D707 50V
1N4148W R720 R704 5.1K
AGND_PLL 1 30 OUT1B 100V
OPT
12 12
VDD_PLL 2 29 PGND1B C722

THERMAL 22000pF P700
DGND_PLL 3 41 28 BST1B 50V SMAW250-H04R
12.08.09 GND 4 27 VDR1

4 SPK_L+
DGND 5 IC700 26 VCC5
OPT
JP704
C704
0.1uF
16V
C725
1uF
10V
DVDD 6 NTP7513 25 AGND 3 SPK_L-
JP705
AUD_LRCH
SDATA 7 24 VDR2 2 SPK_R+
WCK
0x54 BST2A
C727
1uF
C743
1uF
C726
1uF
AUD_LRCK 8 23 25V 25V 25V
JP706
1 SPK_R-
AUD_SCK
BCK 9 22 PGND2A C723 JP707
22000pF
SDA 10 21 OUT2A 50V
WAFER-ANGLE
11
12
13
14
15
16
17
18
19
20
SCL
FAULT
MONITOR_0
MONITOR_1
MONITOR_2
BST2B
PGND2B
OUT2B
PVDD2B
PVDD2A
R703 100
AMP_SDA
+19V_AMP_VCC
R707 100 D704 R712
AMP_SCL R717
1N4148W 12 12 L701
C705 C708 10uH Audio_Coil_ABCO
33pF 33pF 12.08.20 100V C737 R729
50V 50V OPT
TP700 C728 LPH6045T-100M 0.1uF 5.1K
390pF C734 50V
C745 50V 0.47uF
TP701 C713 C714 C716 L709 50V
47uF
25V 0.1uF 0.1uF 10uF 10uH Audio_Coil_ABCO
TP702 C729
50V 50V 25V 390pF LPH6045T-100M
D705 50V C738 R730
C710 1N4148W R718 R702 0.1uF 5.1K
22000pF 100V 12 12 50V
OPT
50V
+3.3V_ST
R705
10K
D700 R709 100
MMBD6100 C
A2
SB_MUTE R701 B Q700
C
MMBT3904(NXP) C709
A1 10K 1000pF
NTP_MUTE OPT
E 50V
R708
33K
Headphone block
121118
OPTION added for LN4500 +3.3V_Normal
LN4500
R706
47K LN4500
R710
1K
HP_DET
HP_LOUT
VA703
20V LN4500 Pop-up noise killer
OPT LN4500 C719 C720
LN4500 R713 1000pF 10uF
1K 10V
Q701 C 50V
E LN4500 OPT
MMBT3904(NXP)
B Q705 +19V
MMBT3904(NXP)
B
C E
AC KDS226
D710
6 M6 HP_ROUT
JP700 R734
LN4500 A C
220K R736
1 M1 JP702 LN4500
C721 11.10.27 470
LN4500 2.7K->220K
C717 10uF
3 M3_DETECT C R711 10V C724
JP703 LN4500 E 1000pF 47uF
LN4500 1K E
Q703 50V 25V
B Q704
4 M4 VA701 MMBT3904(NXP) MMBT3904(NXP) OPT
JP701 20V B MMBT3906(NXP) 121118
B Q702 R737 3K for SCART MUTE DEL
VA702 E
5 M5_GND LN4500 C
20V +3.3V_ST C 3K:
OPT With SCART MUTE BLOCK
KJA-PH-1-0177-2 LN4500
C742 R737
JK700 4.7uF R735 12K
220K 12K:
50V Without SCART MUTE BLOCK
LN4500 LN4500
Q706 SB_MUTE
R739 MMBT3906(NXP) 11.10.27
0 Apply->OPT
C
R738
12K
1/16W MUTE control
5% LN4500
D709
B
LN4500 MMBD6100
C LN4500 A2
12.08.16 12.11.07 R714 SB_MUTE
Added by JCPark 1K->0 by JHShin B R733 C
3.3K
to solve pop-noise issue A1
10K HP_MUTE
Q707
E
MMBT3904(NXP)
LN4500

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. AUDIO AMP 7 12

R801
100K 11.10.27
111116
EBK61011501(Diode)
+3.3V_AMP
PANEL POWER CONTROL
R803 C818 ->EBK38029201(Rohm)
+3.3V_ST
0.1uF ->EBK61913601(NXP) 3.3V drive +12V_Normal
36K
50V C807 +12V_PANEL_POWER
0.1uF +3.3V_ST
16V IC809
[EP]GND MP1584EN
R809
+19V OPT +3.3V_Normal +2.5V_Normal
10
S
L802 10uH R875 C890
JK800 JP801 BST SW 4.7uF C895
8 1 22K G
SMAB34
10V 0.1uF
KJA-DC-1-0032 111116
R876
THERMAL
50V Q803
D802
IC810
40V
10K->22K PMV48XP D OPT AO3407A
VIN EN C840 C814 POWER_ON/OFF1 Q805 AP2114H-2.5TRG1 S
0
C812 1K->100
9
4 7 2 47uF 10uF 0.1uF VOLTAGE HIGHER R842 C879
11.10.27 25V 10V 50V R874 C891 4.7uF G
11.11.05
1000Hr->2000Hr
11.11.14 VIN VOUT 22K 10V 12.07.17
2 C803 FREQ COMP
6 3 0CE476WH6DC(1000hr)-> 100 D ZXMP3F30FHTA
C820 111129 10uF C 1uF GND OPT
25V
300K EAE61423901(2000hr) R870 C896 R877 C898 10K->22K ->AO3407A
111129 47uF 47uF DEL R815 R851 11.10.27 25V 4.7uF OPT
100K B Q804 10uF 1 11.11.15
1 Discharging R DEL 25V GND FB 47K 1% POWER_ON/OFF1 10V 10V C899 1uF
5 4 MMBT3904(NXP) C882
JP800 (0RJ2201J674) 12.03.08 OPT 0.1uF 25V
2K 1% OPT C897 50V R843
EAE42868301(3225)-> E
R855 R873 10uF 1K
EAE61081701(3216) R819
0 10K 10V
11.11.07 C869 C
11.11.28 R839
6604->6601 220pF PANEL_CTL
OPT 1.2K->2K 4.7K B Q802
50V R838
C808 MMBT3904(NXP)
15K
150pF
50V 1% E
R816 R840
68K 10K
+1.8V_TUNER
111116
11.12.01 Panel switch deletion
LDO change 111201
IC805
19V TO 5V DCDC CONVERTER EAN56716601 (5A) Panel switch recover
->EAN54428101 (1A) AP1117E18G-13
MULTI_ON R800
100K 1%
11.12.20 IN 3 1 ADJ/GND
LDO change OPT
R802
POWER_ON/OFF1 4.7K EAN54428101 (1A) adj 2 R872 C892 C894
11.11.29
->EAN54428601 (1A) 3.3v 1uF 3.3V TO 1.23V LDO
0.047uF->0.033uF OUT 1 0.1uF
10V 50V
OPT 150K->180K +5V_USB +5V_Normal H/W Option:FULL_NIM
C811 C856 BR(FULL_NIM)
0.47uF IC800 10uF
+3.3V_TUNER
16V MP1472GJ-C452-Z R808 IC803 10V IC801
OPT 11.11.07 12.03.08
C835 0 AP1117E33G-13 TJ4220GDP-ADJ [EP]GND
C868 0->47 R884 EAE61081701(25V)->
0.01uF R888 0.033uF 180K +1.23V_TUNER
L803 10uH EAE52158501(10V)
50V 47 BST SS 50V
8 1 IN 3 1 ADJ/GND
NC_1 GND
1 8 BR(FULL_NIM)
2
THERMAL
IN EN OPT
C852 C858 OUT BR(FULL_NIM)
7 2 47uF C861 EN2 ADJ/SENSEBR(FULL_NIM) 1% 1%
9
11.11.14 10uF 0.1uF 2 7
25V C836 C837
C804 C810 10V 50V C824
0CE476WH6DC(1000hr)-> 10uF 0.1uF C843 13K 4.7K
10uF 0.1uF SW COMP R865 C823 0.01uF
6 3 EAE61423901(2000hr) 10V 50V 1uF R862 R867
25V 50V 1 0.1uF VIN3 VOUT 50V
10V 3 6
12.03.08 R834 OPT BR(FULL_NIM) 50V
R891 C842 C906
EAE42868301(3225)-> GND FB 47K 33K 1% OPT BR(FULL_NIM) BR(FULL_NIM) BR(FULL_NIM)
5 4 10uF 0.1uF D805 R858
EAE61081701(3216) NC4 NC_2 C826 C827
11.11.07 10V 50V SMAB34 4 5 2.7K
12K 1% 10uF 0.1uF
0->47K R845 1%
R824 10V 50V
0 40V BR(FULL_NIM)
C832 C828 BR(FULL_NIM)
R854 R859
4700pF 10uF
11.11.14 R825 0 30K
50V C845 10V
2200pF->4700pF 10K 1%
10K->8.2K 330pF 1% OPT
150pF->330pF 50V
R818
8.2K
12V TO 1.15V DCDC CONVERTER
OPT M1 Core
MULTI_ON R811
100K 1%
+1.15V_VDDC
R812
POWER_ON/OFF1 4.7K 11.11.07
0.1uF->0.22uF
C819 IC806
+12V_Normal
0.47uF MP1472GJ-C452-Z
11.11.07
16V C846 OPT
C830 0->47
OPT 0.22uF R898 L806
0.01uF R871
R813 50V 47 BST SS 16V 180K 10uH
0 8 1
IN EN OPT
C855 C862
7 2 47uF C866
10uF 0.1uF
11.11.14 25V
OPT 19V TO 12V DCDC CONVERTER C802 C816 0CE476WH6DC(1000hr)->
10V 50V
MULTI_ON R804 10uF SW COMP
0.1uF EAE61423901(2000hr)
100K 1% 10V 50V 6 3
R893 R841
R805 11.11.29
0.047uF->0.033uF +12V_Normal GND FB 47K 1% 2K
POWER_ON/OFF1 4.7K 5 4
150K->180K
11.11.07 220 1%
IC802 R848 OPT
R831 R830
C813 0->47K C881
11.11.07 MP1472GJ-C452-Z 560->220 47pF
8.2K 0
0.47uF C838 C841
16V C825 0->47 R885 8200pF 12.08.10 50V
0.033uF L805 OPT
OPT 0.01uF R869 180K 11.11.07 25V
10uH
1%
50V 47 BST SS 50V R822 68K->1.8K C850
8 1 C841 4700pF->8200pF 150pF
OPT 50V 10K->8.2K
R822
IN EN C853 C859 C863 1.8K
7 2 47uF 10uF 0.1uF
11.11.14 25V 25V 50V IC807
C800 C806 0CE476WH6DC(1000hr)-> 3.3V TO 1.5V LDO
10uF 0.1uF SW COMP EAE61423901(2000hr) TJ4220GDP-ADJ [EP]GND
25V 50V 6 3
+1.5V_DDR
+3.3V_Normal 12.03.08 R892 R835
EAE42868301(3225)-> GND FB 47K 120K NC_1 GND
EAE61081701(3216) 5 4 1 8
THERMAL
11.11.07 1% 0 R817
R806 R826 R846 POWER_ON/OFF1 4.7K EN2 ADJ/SENSE 1% 5%
0->47K
9
10K 0 5% 2012.08.12 2 7
OPT R807 C833 R835 : 33k -> 120k
1K C857 10K 0
OLP 4700pF R846 : 12K -> 0 C817 0.01uF R844 R849
OPT 11.11.14 50V R827 0.1uF VIN3 VOUT 50V
C847 +3.3V_AMP 3 6
2200pF->4700pF 10K 50V
330pF
10K->8.2K 1% OPT
50V
Not used : R820 OPT
R832
150pF->330pF NC4 NC_2 C864 C867
1%
only for small(ready) 8.2K 11.11.29 4 5
1K
10uF 0.1uF
Diode DEL
10V 50V
0DSKE00048A
R833
C805
10K
1%
+3.3V_ST
R879 10uF
0 10V
R814
0
OPT
R887 19V TO 5V DCDC FOR MHL

MHL_CD_SENSE 4.7K 5%
120915
AO3407A Vgs : 10.8V(24V input) MP1584->MP1472 OPTION: (OPT)5V_PWR_FOR_MHL_ONLY
AMP_VCC Control AO3407A Vgs : 10.36V(19V input) MULTI_ON R903
100K 1%
AMP_VCC
OPT OPT
OPT
C801 C809 R904
POWER_ON/OFF1 4.7K
C839 R880 11.11.29
10uF 0.1uF 2.2uF 0.047uF->0.033uF
25V 50V 10K
50V Q807 +19V_AMP_VCC OPT 150K->180K +5V_ST
12.03.08 AO3407A S C878
EAE42868301(3225)-> 0.47uF IC808
EAE61081701(3216) G
16V MP1472GJ-C452-Z
R821 OPT 11.11.07 12.03.08 R901
12K C872 0->47 C889 R894 0
D EAE61081701(25V)->
L807 3.3uH 0.01uF R890 0.033uF 180K L801 10uH EAE52158501(10V)
+19V 50V 47 BST SS 50V
CPI2520NHL3R3ME 2520 8 1
C OPT
MULTI_ON R810 C860 C865 IN EN C875 C876
10K C834 7 2 C877
B Q806 10uF 0.01uF 47uF 10uF
MMBT3904(NXP) 0.01uF 11.11.14 0.1uF
25V 50V C870 25V 10V
50V C893 0CE476WH6DC(1000hr)-> 50V
10uF 0.1uF SW COMP
E 6 3 EAE61423901(2000hr)
R836 25V 50V
10K 12.03.08 R902
R899
EAE42868301(3225)-> GND FB 47K 33K 1%
EAE61081701(3216) 5 4
11.11.07 12K 1%
0->47K R896 R900
0
C873
4700pF
11.11.14 50V R897
2200pF->4700pF C874 10K
10K->8.2K 330pF 1%
150pF->330pF 50V
R895
8.2K

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. POWER 8 12

11.11.29
+19V Diode change canceled(111202)
23.6" 23.6" EAH61112701->EAH61533501
11.12.02
LED DRIVER WLED_ENABLE

23.6"
R1127
100
11.11.15
1K->100ohm
1000pF->100pF
22uF 2EA->47uF 1EA
EAE60365101->EAE61423901
23.6"
C1118
23.6"
C1121
L1101
33uH
D1103
BR210
100V
+19V
21.6"/26" 21.6"/26"
12.05.17
C1110 EAE62721801 33uF,
C1111 0CH8106J691 10uF
+24V_BLU
23.6" 47uF 4.7uF L1100 D1101 -> EAE60171701 68uF 2EA
23.6"
R1129 C1116 25V 50V 11.11.29 10uH BR210
100K 100pF 0DSKE00048A Diode DEL
1% 50V 21.6"/26"
21.6"/26" 21.6"/26" 21.6"/26" 21.6"/26" 100V 21.6"/26"21.6"/26"21.6"/26"
23.6" C1113 C1115 C1119 21.6"/26" OPT
C1112 R1107 R1109 C1137
10uF 0.1uF 100pF C1135 C1136
IC1100 47uF
25V 50V
220K 30K
68uF 68uF 1uF C1138 C1139
25V 1uF 1uF
DT1641AS [EP]GND
12.01.10 OPT 50V 1/16W 1/16W
35V 35V 50V
50V 50V
12.08.11 D 23.6" 21.6"/26"
270K+270K 23.6" Main AOD478
23.6" Q1103 IC1101
->510K 2012size Sub AP18T10GH [EP]
EN VIN R1136 0 G AOD478 TPS40210DGQR
C1122
1 24 1uF
23.6" S +3.3V_ST
THERMAL
25V
R1100 RC VDD
25
510K OVP VREF 1 10
VOUT 2 23 21.6"/26"
THERMAL
1/8W 23.6" 23.6"
21.6"/26"
23.6" R1105 C1126
21.6"/26"
1%
11
R1128 C1114 NC_1 CS 10K 0.22uF SS BP
R1121 2 9
R1103
1/16W
3 22 21.6"/26" D
10K
100 22K 1000pF 21.6"/26"
WLED_DIM_ADJ 1% 50V 1/16W 16V
R1113 Q1101
R1137 DIS/EN GDRV 3.3 AOD478
PGND_1 NDRV 3 8 G
23.6" 23.6" 4 21 0.1 21.6"/26" C
R1122 C1111 R1101 1/16W
100K 100pF 12.08.11 1% 11.10.27 MULTI_ON 21.6"/26" S
23.6" 23.6" 4.7K B Q1102 R1111
50V 24K->22K PGND_2 RSS R1134 1W Parallel 0ohm DEL
MMBT3904(NXP) COMP ISNS 1K
5 20 R1132 4 7
30K 1%
23.6" 21.6"/26"
E21.6"/26" 1/16W
R1115
11.11.15 220K 1% 23.6"
21.6"/26"
R1114
R1102 21.6"/26"21.6"/26"
21.6"/26"
1000pF->100pF FB GND
0.1
C1123
0.1
PDIM COMP 10K
1W
5 6
1W
6 19 C1117 C1120 21.6"/26"21.6"/26" 21.6"/26"
23.6" 23.6" 23.6" 4700pF 2200pF 47pF C1131 C1132 C1134
R1123 50V 50V 50V 1uF 0.1uF 100pF
100K RISET RT R1131 R1133 C1125
BLU_CURRENT_CTL 7 18 R1135 25V 25V 50V
1% 23.6" 39K 1% 1.5K 1% 21.6"/26"
R1124 1.5K 1% 0.047uF R1108
LS8 LS1 23.6" 25V R1104 51K
1.5K 8 17 23.6"
1% 470K 1/16W 121118 121118
21.6"/26"
R1106
1/16W
1.5K
R1125 1/16W 21.6"/26" C1132 C1132
24K LS7 LS2 0CK105CD56A 0CK104BF56A
9 16 12.05.17 To improve audible noise
1% ->0CK105CK56A ->0CK104BH56A
JP1104 C1103 2200pF->47pF
23.6"
LS6 LS3 C1105 47pF->OPT
10 15
JP1103 12.07.03 To improve backlight blinking
C1103 47pF->2200pF
JP1100 LS5 LS4 C1105 47pF->Apply
11 14 JP1107
R1103 18K->470K
NC_2 LGND JP1108

JP1101 12 13
JP1105
12.10.16
EAN62407801->EAN62656301
JP1106
VOUT
JP1102
21.6"/26"
P1101
+24V_BLU SM14B-SRSS-TB
13
23.6" 23.6" 23.6" OPT OPT JP1088
C1124 C1127 C1128 C1129 C1130
12 33uF 1uF 1uF 1uF 1uF 24V 1
100V 100V 100V 100V 100V
11 24V 2
12.03.08
10 EAE61103401 2.2uF MLCC 1ea(3225) 24V 3
->EAE61381601 1uF MLCC 2ea(3216)
9 24V 4
8 24V 5
7 GND 6
6 GND
7
5 GND 8
4 GND 9
3 GND 10
OPT
JP1109
R1110
2 100 ERROR_OUT
ERROR_OUT 11
1/16W
JP1110
1 INV_ON
WLED_ENABLE 12
OPT
R1112
1/16W
NC 13
05002HR-H12J05
0
JP1111
P1100 PWN_DIM
23.6" WLED_DIM_ADJ 14
OPT C1133
1uF 15
10V
GND

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. LED DRIVER 11 12

+1.5V_DDR +1.5V_DDR +1.5V_DDR +1.5V_DDR
+1.5V_DDR
R1227
R1201
R1224
R1204
1K 1%
1K 1%
1K 1%
1K 1%
A-MVREFDQ B-MVREFCA B-MVREFDQ
0.1uF
A-MVREFCA
1000pF
0.1uF
1000pF
0.1uF
1000pF
OPT
0.1uF
1000pF
1%
1%
1%
1%
C1250
R1228
C1217
C1218
C1219
C1238
C1241
R1202
R1225
0.1uF
0.1uF
0.1uF
R1205
C1206
C1239
C1220
10uF
C1247
C1248
C1249
C1251
1uF
1uF
1uF
1uF
1uF
C1202
C1201
C1204
1K
C1203
1K
1K
1K
CLose to DDR3 CLose to Saturn7M IC CLose to Saturn7M IC CLose to DDR3
DDR_1600_SS
DDR_1600_SS EAN61836301
EAN61836301 IC1202
IC1201 K4B1G1646G-BCK0
K4B1G1646G-BCK0 IC101
MSD804KKX
N3 M8
B-MA0 A0 VREFCA B-MVREFCA
A-MVREFCA
M8
VREFCA A0
N3
P7
A-MA0 S7LR-M_NON_MS10(KR/US)
A11 B23
B-MA1
P7
P3
A1
A1 A-MA1 A-MA0 A_DDR3_A[0] B_DDR3_A[0] B-MA0 B-MA2 A2
P3 C14 D25 N2 H1
A2 A-MA2 A-MA1 A_DDR3_A[1] B_DDR3_A[1] B-MA1 B-MA3 A3 VREFDQ B-MVREFDQ
H1 N2 B11 F22 P8
A-MVREFDQ VREFDQ A3 A-MA3 A-MA2 A_DDR3_A[2] B_DDR3_A[2] B-MA2 B-MA4 A4
P8 F12 G22 P2
A4 A-MA4 A-MA3 A_DDR3_A[3] B_DDR3_A[3] B-MA3 B-MA5 A5 R1226
P2 C15 E24 R8 L8
R1203 A5 A-MA5 A-MA4 A_DDR3_A[4] B_DDR3_A[4] B-MA4 B-MA6 A6 ZQ
L8 R8 E12 F21 R2 240
ZQ A6 A-MA6 A-MA5 A_DDR3_A[5] B_DDR3_A[5] B-MA5 B-MA7 A7
240 R2 A14 E23 T8 1% +1.5V_DDR
A7 A-MA7 A-MA6 A_DDR3_A[6] B_DDR3_A[6] B-MA6 B-MA8 A8
+1.5V_DDR 1% T8 D11 D22 R3 B2
A8 A-MA8 A-MA7 A_DDR3_A[7] B_DDR3_A[7] B-MA7 B-MA9 A9 VDD_1
B2 R3 B14 D24 L7 D9 C1227 10uF
VDD_1 A9 A-MA9 A-MA8 A_DDR3_A[8] B_DDR3_A[8] B-MA8 B-MA10 A10/AP VDD_2
D9 L7 D12 D21 R7 G7 C1228 0.1uF
C1205 10uF A-MA10 A-MA9 B-MA9 B-MA11
VDD_2 A10/AP A_DDR3_A[9] B_DDR3_A[9] A11 VDD_3 C1229 0.1uF
C1207 0.1uF G7 R7 C16 C24 N7 K2
VDD_3 A11 A-MA11 A-MA10 A_DDR3_A[10] B_DDR3_A[10] B-MA10 B-MA12 A12/BC VDD_4
K2 N7 C13 C25 T3 K8 C1230 0.1uF
C1208 0.1uF A-MA12 A-MA11 B-MA11 B-MA13
VDD_4 A12/BC A_DDR3_A[11] B_DDR3_A[11] A13 VDD_5 C1231 0.1uF
C1210 0.1uF K8 T3 A15 F23 N1
VDD_5 A13 A-MA13 A-MA12 A_DDR3_A[12] B_DDR3_A[12] B-MA12 VDD_6
N1 E11 E21 M7 N9 C1232 0.1uF
C1211 0.1uF A-MA13 B-MA13
VDD_6 A_DDR3_A[13] B_DDR3_A[13] NC_5 VDD_7 C1233 0.1uF
C1212 0.1uF N9 M7 B13 D23 R1
VDD_7 NC_5 A-MA14 A_DDR3_A[14] B_DDR3_A[14] B-MA14 VDD_8
R1 M2 R9 C1234 0.1uF
C1213 0.1uF B-MBA0
VDD_8 BA0 VDD_9 C1235 0.1uF
C1214 0.1uF R9 M2 B-MCK N8
VDD_9 BA0 A-MBA0 A-MCK B-MBA1 BA1
R1235
N8 F13 G20 M3 C1236 0.1uF
56
R1237
C1215 0.1uF A-MBA1 A-MBA0 B-MBA0 B-MBA2
1%
BA1 A_DDR3_BA[0] B_DDR3_BA[0] BA2
1%
M3 B15 F24 A1
56
C1216 0.1uF A-MBA2 A-MBA1 B-MBA1 C1240

BA2 A_DDR3_BA[1] B_DDR3_BA[1] VDDQ_1
A1 C1209 E13 F20 J7 A8
VDDQ_1 A-MBA2 A_DDR3_BA[2] B_DDR3_BA[2] B-MBA2 0.01uF CK VDDQ_2
R1236
A8 J7 K7 C1
56
R1238
0.01uF 50V
1%
VDDQ_2 CK CK VDDQ_3
1%
C1 K7 50V C17 G25 K9 C9
56
VDDQ_3 CK A-MCK A_DDR3_MCLK B_DDR3_MCLK B-MCK B-MCKE CKE VDDQ_4

C9 K9 A17 G23 B-MCKB D2
VDDQ_4 CKE A-MCKE A-MCKB A_DDR3_MCLKZ B_DDR3_MCLKZ B-MCKB VDDQ_5
D2 B16 F25 L2 E9
VDDQ_5 A-MCKB A-MCKE A_DDR3_MCLKE B_DDR3_MCLKE B-MCKE CS VDDQ_6
E9 L2 K1 F1
VDDQ_6 CS B-MODT ODT VDDQ_7
F1 K1 J3 H2
VDDQ_7 ODT A-MODT +1.5V_DDR B-MRASB RAS VDDQ_8
H2 J3 E14 D20 K3 H9
VDDQ_8 RAS A-MRASB +1.5V_DDR A-MODT A_DDR3_ODT B_DDR3_ODT B-MODT B-MCASB CAS VDDQ_9
H9 K3 B12 B25 L3
VDDQ_9 CAS A-MCASB R1231 A-MRASB A_DDR3_RASZ B_DDR3_RASZ B-MRASB R1232 B-MWEB WE
L3 A12 B24 10K J1
WE A-MWEB 10K A-MCASB A_DDR3_CASZ B_DDR3_CASZ B-MCASB NC_1
J1 C12 A24 T2 J9
NC_1 A-MWEB A_DDR3_WEZ B_DDR3_WEZ B-MWEB B-MRESETB RESET NC_2
J9 T2 L1
NC_2 RESET A-MRESETB NC_3
L1 F11 E20 L9
NC_3 A-MRESETB A_DDR3_RESET B_DDR3_RESET B-MRESETB NC_4
L9 F3 T7
NC_4 B-MDQSL DQSL NC_6 B-MA14
T7 F3 G3
A-MA14 NC_6 DQSL A-MDQSL B-MDQSLB DQSL
G3 B19 K24
DQSL A-MDQSLB A-MDQSL A_DDR3_DQSL B_DDR3_DQSL B-MDQSL
C18 K25 C7 A9
A-MDQSLB A_DDR3_DQSLB B_DDR3_DQSLB B-MDQSLB B-MDQSU DQSU VSS_1
A9 C7 B7 B3
VSS_1 DQSU A-MDQSU B-MDQSUB DQSU VSS_2
B3 B7 B18 J21 E1
VSS_2 DQSU A-MDQSUB A-MDQSU A_DDR3_DQSU B_DDR3_DQSU B-MDQSU VSS_3
E1 A18 J20 E7 G8
VSS_3 A-MDQSUB A_DDR3_DQSUB B_DDR3_DQSUB B-MDQSUB B-MDML DML VSS_4
G8 E7 D3 J2
VSS_4 DML A-MDML B-MDMU DMU VSS_5
J2 D3 E15 H24 J8
VSS_5 DMU A-MDMU A-MDML A_DDR3_DQML B_DDR3_DQML B-MDML VSS_6
J8 A21 L20 E3 M1
VSS_6 A-MDMU A_DDR3_DQMU B_DDR3_DQMU B-MDMU B-MDQL0 DQL0 VSS_7
M1 E3 F7 M9
VSS_7 DQL0 A-MDQL0 B-MDQL1 DQL1 VSS_8
M9 F7 D17 L23 F2 P1
VSS_8 DQL1 A-MDQL1 A-MDQL0 A_DDR3_DQL[0] B_DDR3_DQL[0] B-MDQL0 B-MDQL2 DQL2 VSS_9
P1 F2 G15 J24 F8 P9
P9 F8 B21 L24 H3 T1
T1 H3 F15 J23 H8 T9
T9 H8 B22 M24 G2
VSS_12 DQL5 A-MDQL5 A-MDQL4 A_DDR3_DQL[4] B_DDR3_DQL[4] B-MDQL4 B-MDQL6 DQL6
G2 F14 H23 H7
DQL6 A-MDQL6 A-MDQL5 A_DDR3_DQL[5] B_DDR3_DQL[5] B-MDQL5 B-MDQL7 DQL7
H7 A22 M23 B1
DQL7 A-MDQL7 A-MDQL6 A_DDR3_DQL[6] B_DDR3_DQL[6] B-MDQL6 VSSQ_1
B1 D15 K23 D7 B9
VSSQ_1 A-MDQL7 A_DDR3_DQL[7] B_DDR3_DQL[7] B-MDQL7 B-MDQU0 DQU0 VSSQ_2
B9 D7 C3 D1
VSSQ_2 DQU0 A-MDQU0 B-MDQU1 DQU1 VSSQ_3
D1 C3 G16 G21 C8 D8
VSSQ_3 DQU1 A-MDQU1 A-MDQU0 A_DDR3_DQU[0] B_DDR3_DQU[0] B-MDQU0 B-MDQU2 DQU2 VSSQ_4
D8 C8 B20 L22 C2 E2
E2 C2 F16 H22 A7 E8
E8 A7 C21 K20 A2 F9
F9 A2 E16 H20 B8 G1
G1 B8 A20 L21 A3 G9
G9 A3 D16 H21
VSSQ_9 DQU7 A-MDQU7 A-MDQU6 A_DDR3_DQU[6] B_DDR3_DQU[6] B-MDQU6
C20 K21
A-MDQU7 A_DDR3_DQU[7] B_DDR3_DQU[7] B-MDQU7
1G 1600 2G 1600
(OPT)(DDR_2G_1600_HYNIX) (OPT)(DDR_2G_1600_SS)
DDR_1600_HYNIX_9003(DEV) DDR_1600_HYNIX_9003(DEV)
IC1201-*1 IC1202-*1 BR/ASIA(DDR_2G_1600_HYNIX) BR/ASIA(DDR_2G_1600_SS)
H5TQ1G63EFR-PBC H5TQ1G63EFR-PBC IC1201-*4 IC1202-*4 IC1201-*5 IC1202-*5
H5TQ2G63DFR-PBC H5TQ2G63DFR-PBC K4B2G1646E-BCK0 K4B2G1646E-BCK0
N3 M8 N3 M8
A0 VREFCA A0 VREFCA
P7 P7 N3 M8 N3 M8 N3 M8 N3 M8
A1 A1 A0 VREFCA A0 VREFCA A0 VREFCA A0 VREFCA
P3 P3 P7 P7 P7 P7
A2 A2 A1 A1 A1 A1
N2 H1 N2 H1 P3 P3 P3 P3
A3 VREFDQ A3 VREFDQ A2 A2 A2 A2
P8 P8 N2 H1 N2 H1 N2 H1 N2 H1
A4 A4 A3 VREFDQ A3 VREFDQ A3 VREFDQ A3 VREFDQ
P2 P2 P8 P8 P8 P8
A5 A5 A4 A4 A4 A4
R8 L8 R8 L8 P2 P2 P2 P2
A6 ZQ A6 ZQ A5 A5 A5 A5
R2 R2 R8 L8 R8 L8 R8 L8 R8 L8
A7 A7 A6 ZQ A6 ZQ A6 ZQ A6 ZQ
T8 T8 R2 R2 R2 R2
A8 A8 A7 A7 A7 A7
R3 B2 R3 B2 T8 T8 T8 T8
A9 VDD_1 A9 VDD_1 A8 A8 A8 A8
L7 D9 L7 D9 R3 B2 R3 B2 R3 B2 R3 B2
A10/AP VDD_2 A10/AP VDD_2 A9 VDD_1 A9 VDD_1 A9 VDD_1 A9 VDD_1
R7 G7 R7 G7 L7 D9 L7 D9 L7 D9 L7 D9
A11 VDD_3 A11 VDD_3 A10/AP VDD_2 A10/AP VDD_2 A10/AP VDD_2 A10/AP VDD_2
N7 K2 N7 K2 R7 G7 R7 G7 R7 G7 R7 G7
A12/BC VDD_4 A12/BC VDD_4 A11 VDD_3 A11 VDD_3 A11 VDD_3 A11 VDD_3
T3 K8 T3 K8 N7 K2 N7 K2 N7 K2 N7 K2
NC_7 VDD_5 NC_7 VDD_5 A12/BC VDD_4 A12/BC VDD_4 A12/BC VDD_4 A12/BC VDD_4
N1 N1 T3 K8 T3 K8 T3 K8 T3 K8
VDD_6 VDD_6 A13 VDD_5 A13 VDD_5 A13 VDD_5 A13 VDD_5
M7 N9 M7 N9 N1 N1 N1 N1
NC_5 VDD_7 NC_5 VDD_7 VDD_6 VDD_6 VDD_6 VDD_6
R1 R1 M7 N9 M7 N9 M7 N9 M7 N9
VDD_8 VDD_8 NC_5 VDD_7 NC_5 VDD_7 NC_5 VDD_7 NC_5 VDD_7
M2 R9 M2 R9 R1 R1 R1 R1
BA0 VDD_9 BA0 VDD_9 VDD_8 VDD_8 VDD_8 VDD_8
N8 N8 M2 R9 M2 R9 M2 R9 M2 R9
BA1 BA1 BA0 VDD_9 BA0 VDD_9 BA0 VDD_9 BA0 VDD_9
M3 M3 N8 N8 N8 N8
BA2 BA2 BA1 BA1 BA1 BA1
A1 A1 M3 M3 M3 M3
VDDQ_1 VDDQ_1 BA2 BA2 BA2 BA2
J7 A8 J7 A8 A1 A1 A1 A1
CK VDDQ_2 CK VDDQ_2 VDDQ_1 VDDQ_1 VDDQ_1 VDDQ_1
K7 C1 K7 C1 J7 A8 J7 A8 J7 A8 J7 A8
CK VDDQ_3 CK VDDQ_3 CK VDDQ_2 CK VDDQ_2 CK VDDQ_2 CK VDDQ_2
K9 C9 K9 C9 K7 C1 K7 C1 K7 C1 K7 C1
CKE VDDQ_4 CKE VDDQ_4 CK VDDQ_3 CK VDDQ_3 CK VDDQ_3 CK VDDQ_3
D2 D2 K9 C9 K9 C9 K9 C9 K9 C9
VDDQ_5 VDDQ_5 CKE VDDQ_4 CKE VDDQ_4 CKE VDDQ_4 CKE VDDQ_4
L2 E9 L2 E9 D2 D2 D2 D2
CS VDDQ_6 CS VDDQ_6 VDDQ_5 VDDQ_5 VDDQ_5 VDDQ_5
K1 F1 K1 F1 L2 E9 L2 E9 L2 E9 L2 E9
ODT VDDQ_7 ODT VDDQ_7 CS VDDQ_6 CS VDDQ_6 CS VDDQ_6 CS VDDQ_6
J3 H2 J3 H2 K1 F1 K1 F1 K1 F1 K1 F1
RAS VDDQ_8 RAS VDDQ_8 ODT VDDQ_7 ODT VDDQ_7 ODT VDDQ_7 ODT VDDQ_7
K3 H9 K3 H9 J3 H2 J3 H2 J3 H2 J3 H2
CAS VDDQ_9 CAS VDDQ_9 RAS VDDQ_8 RAS VDDQ_8 RAS VDDQ_8 RAS VDDQ_8
L3 L3 K3 H9 K3 H9 K3 H9 K3 H9
WE WE CAS VDDQ_9 CAS VDDQ_9 CAS VDDQ_9 CAS VDDQ_9
J1 J1 L3 L3 L3 L3
NC_1 NC_1 WE WE WE WE
T2 J9 T2 J9 J1 J1 J1 J1
RESET NC_2 RESET NC_2 NC_1 NC_1 NC_1 NC_1
L1 L1 T2 J9 T2 J9 T2 J9 T2 J9
NC_3 NC_3 RESET NC_2 RESET NC_2 RESET NC_2 RESET NC_2
L9 L9 L1 L1 L1 L1
NC_4 NC_4 NC_3 NC_3 NC_3 NC_3
F3 T7 F3 T7 L9 L9 L9 L9
DQSL NC_6 DQSL NC_6 NC_4 NC_4 NC_4 NC_4
G3 G3 F3 T7 F3 T7 F3 T7 F3 T7
DQSL DQSL DQSL NC_6 DQSL NC_6 DQSL NC_6 DQSL NC_6
G3 G3 G3 G3
C7 A9 C7 A9 DQSL DQSL DQSL DQSL
DQSU VSS_1 DQSU VSS_1
B7 B3 B7 B3 C7 A9 C7 A9 C7 A9 C7 A9
DQSU VSS_2 DQSU VSS_2 DQSU VSS_1 DQSU VSS_1 DQSU VSS_1 DQSU VSS_1
E1 E1 B7 B3 B7 B3 B7 B3 B7 B3
VSS_3 VSS_3 DQSU VSS_2 DQSU VSS_2 DQSU VSS_2 DQSU VSS_2
E7 G8 E7 G8 E1 E1 E1 E1
DML VSS_4 DML VSS_4 VSS_3 VSS_3 VSS_3 VSS_3
D3 J2 D3 J2 E7 G8 E7 G8 E7 G8 E7 G8
DMU VSS_5 DMU VSS_5 DML VSS_4 DML VSS_4 DML VSS_4 DML VSS_4
J8 J8 D3 J2 D3 J2 D3 J2 D3 J2
VSS_6 VSS_6 DMU VSS_5 DMU VSS_5 DMU VSS_5 DMU VSS_5
E3 M1 E3 M1 J8 J8 J8 J8
DQL0 VSS_7 DQL0 VSS_7 VSS_6 VSS_6 VSS_6 VSS_6
F7 M9 F7 M9 E3 M1 E3 M1 E3 M1 E3 M1
DQL1 VSS_8 DQL1 VSS_8 DQL0 VSS_7 DQL0 VSS_7 DQL0 VSS_7 DQL0 VSS_7
F2 P1 F2 P1 F7 M9 F7 M9 F7 M9 F7 M9
F8 P9 F8 P9 F2 P1 F2 P1 F2 P1 F2 P1
H3 T1 H3 T1 F8 P9 F8 P9 F8 P9 F8 P9
H8 T9 H8 T9 H3 T1 H3 T1 H3 T1 H3 T1
G2 G2 H8 T9 H8 T9 H8 T9 H8 T9
DQL6 DQL6 DQL5 VSS_12 DQL5 VSS_12 DQL5 VSS_12 DQL5 VSS_12
H7 H7 G2 G2 G2 G2
DQL7 DQL7 DQL6 DQL6 DQL6 DQL6
B1 B1 H7 H7 H7 H7
VSSQ_1 VSSQ_1 DQL7 DQL7 DQL7 DQL7
D7 B9 D7 B9 B1 B1 B1 B1
DQU0 VSSQ_2 DQU0 VSSQ_2 VSSQ_1 VSSQ_1 VSSQ_1 VSSQ_1
C3 D1 C3 D1 D7 B9 D7 B9 D7 B9 D7 B9
DQU1 VSSQ_3 DQU1 VSSQ_3 DQU0 VSSQ_2 DQU0 VSSQ_2 DQU0 VSSQ_2 DQU0 VSSQ_2
C8 D8 C8 D8 C3 D1 C3 D1 C3 D1 C3 D1
C2 E2 C2 E2 C8 D8 C8 D8 C8 D8 C8 D8
A7 E8 A7 E8 C2 E2 C2 E2 C2 E2 C2 E2
A2 F9 A2 F9 A7 E8 A7 E8 A7 E8 A7 E8
B8 G1 B8 G1 A2 F9 A2 F9 A2 F9 A2 F9
A3 G9 A3 G9 B8 G1 B8 G1 B8 G1 B8 G1
A3 G9 A3 G9 A3 G9 A3 G9
DQU7 VSSQ_9 DQU7 VSSQ_9 DQU7 VSSQ_9 DQU7 VSSQ_9

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. DDR 12 12

GLOBAL tuner block except EU and China RF_SWITCH_CTL
R3741-*3
2.2K
BR(TU_IIC_2.2K)
Pull-up can’t be applied
because of MODEL_OPT_2 R3740-*3
2.2K
BR(TU_IIC_2.2K)
ASIA,LN4xxxx(WO AD) TAIWAN(WITH AD) BRAZIL(WITH AD)

KR/US(WO AD)
TU3703
TU3702 TU3704 TU3700 121220
TDSH-G501D(B) TDSN-B601F(B) TDSS-H501F(B)

US(+3.3V_TU Pull-up) 1.2K->1.8K
TDSN-T701F(B)
(KR/US)SI2158_ATSC_1INPUT_H
(ASIA_LN4xxx)ISOLATOR_DVB_1INPUT_H (OPT)SI2178_TW_LNA_2INPUT_H (BR)SI2178_BR_2INPUT_H R3740-*1
1K
121118 +3.3V_TU ASIA(TU_IIC_NON_ATSC_1K) +3.3V_TU
R3705 1K->0
R3800 DEL R3741-*1
1K
ASIA(TU_IIC_NON_ATSC_1K) R3774
C3711-*1 C3713-*1 +3.3V_TU 470
R3733 20pF 20pF
BR(RF_SW_OPT) 100K
50V (OPT)TU_BUFFER_SIF
50V
close to TUNER 12.08.14 R3732 BR(TU_I2C_FILTER) BR(TU_I2C_FILTER)
diagonal noise improve 100 R3775 R3758
RF_S/W_CTL BR(RF_SW_OPT) NC_1 TUNER_RESET BR(TU_I2C_FILTER) BR(TU_I2C_FILTER) 0 82
NC RF_S/WCTL 1 R3705 0 1 R3735-*1 R3736-*1 BR(TU_NON_BUFFER_SIF)
TU_SIF
1 1 C3701 OPT C3710 E BR

RESET_TUNER 0.1uF RESET C3703 0.1uF
16V R3740 R3741 Q3705
RESET RESET 2 16V 2 0.1uF
16V 1.8K 1.8K
B
MMBT3906(NXP)
(OPT)TU_BUFFER_SIF
2 SIGN1501491 2 KR/US(TU_IIC_ATSC_1.8K) KR/US(TU_IIC_ATSC_1.8K)
SCL SCL NON_BR(TU_I2C_NON_FILTER)
R3753
C
SCL SCL 3 3 R3735 33
TU_SCL 4.7K
3 3 NON_BR(TU_I2C_NON_FILTER)
(OPT)TU_BUFFER_SIF
SDA SDA R3736 33
SDA SDA 4 4 TU_SDA
4 4 NON BR(TU_I2C_NON_FILTER) NON BR(TU_I2C_NON_FILTER) BR(TU_I2C_FILTER)

+B1[3.3V] +B1[3.3V] C3711 C3713 C3742 C3743
+B1[3.3V] B1[+3.3V] 5 5 18pF

50V
18pF
50V
20pF
50V
20pF
50V
5 5 BR(TU_I2C_FILTER)
SIF NC_2 close to TUNER +3.3V_TU
SIF SIF 6 6 C3702 R3783 0
6 6 0.1uF 16V
BR
+B2[1.8V] +B2[1.8] BR
+B2[1.8V] B2[1.8V] 7 7
7 7 R3751 R3752
CVBS NC_3 ASIA(HALF_NIM/IF_FILTER) R3784 0 220 220
CVBS CVBS 8 8 BR(TU_BUFFER_VIDEO) BR(TU_BUFFER_VIDEO)
8 8 ASIA(HALF_NIM/IF_FILTER) BR
NC_1 IF_AGC R3760-*1 R3761-*1 R3756 0
TU_CVBS
IF_AGC IF_AGC 9 9 10 10
(OPT)TU_NON_BUFFER_VIDEO
9 9 C3750
5pF
C3751
5pF
R3780
3.3 R3781
E
NC_2 DIF[P] R3749 0 Q3703
50V 50V OPT 3.3 MMBT3906(NXP)
DIF[P] DIF[P] 10 10 R3761 10
OPT OPT
R3782
2K
OPT
BR(TU_BUFFER_VIDEO) B BR(TU_BUFFER_VIDEO)
10 10 +3.3V_TU KR/US(HALF_NIM) R3762 OPT

NC_3 121118 DIF[N] 2K R3750
C
DIF[N] DIF[N] 11 SS BEAD->SUNLORD BEAD 11 R3760 10 OPT 1K

OPT
11 11 BR(FULL_NIM) KR/US(HALF_NIM)
+B3[3.3V] L3706
NC_1 12 +1.23V_TUNER B1 A1
B1 A1 12 120OHM B1 A1 Close to the tuner
B1 A1 +B4[1.23V] BR(FULL_NIM)
NC_2 13 C3718 IF_P_MSTAR
13 0.1uF
16V
RESET_DEMOD BR(FULL_NIM) 12
NC_3 14
TU_GND_A
R3798
B2 A2 14 BR_RESET_DEMOD
IF_N_MSTAR
GND 1K
SHIELD
GND 15 BR(FULL_NIM)
B2
A2
C3754 1. should be guarded by ground

15 0.1uF BR(FULL_NIM) 2. No via on both of them
ERROR 16V R3799
10K
3. Signal Width >= 12mils
NC_4 16 Signal to Signal Width = 12mils
16 Ground Width >= 24mils
SYNC close to TUNER
R3801
0
NC_5 17 R3801-1*
121118 +3.3V_TU
17 (OPT)FULL_NIM_D_DEMODE_0 47
SS BEAD->SUNLORD BEAD
VALID R3802
TU_GND_A
0 BR(FULL_NIM_D_DEMODE_47)
NC_6 18 L3707
18 (OPT)FULL_NIM_D_DEMODE_0 R3802-1*
47
MCLK R3803
0
NC_7 19 BR(FULL_NIM_D_DEMODE_47) +1.8V_TUNER 130118
option DEL
C3708 C3706
GND seperation for ASIS tuner 19 (OPT)FULL_NIM_D_DEMODE_0 R3803-*1 C3707 0.1uF 100uF
DATA R3804
0
47 100pF
50V
16V 16V
NC_8 20 BR(FULL_NIM_D_DEMODE_47)
OPT
20
TU_GND_A
(OPT)FULL_NIM_D_DEMODE_0 C3737 C3738

R3804-*1 C3705
NC_4 47 100pF 0.1uF 100uF
NC_9 21 50V 16V 16V close to the tuner pin, add,09029
21 BR(FULL_NIM_D_DEMODE_47) OPT
NON_LN4500 ASIA
NC_5
NON_LN4500 ASIA
NC_10 22
22
0 R3714
0 R3715
NC_6 R3704 100

NC_11 23 IF_AGC_MAIN
23 HALF_NIM
NC_7 should be guarded by ground
C3716
NC_12 24 0.1uF
16V
24 HALF_NIM
NC_8
NC_13 25
25
(OPT)TW_FE_LNA NC_9
R3796
2.2K
LNA_CTRL_1 NC_14 26 FE_TS_SYNC
LNA_CTRL_1
57 26
(OPT)TW_FE_LNA NC_10
R3797
2.2K
LNA_CTRL_2 NC_15 27 FE_TS_VAL_ERR
LNA_CTRL_2
58 27
close to TUNER SHIELD B1 A1 FE_TS_CLK

B1 B1 A1
B1 A1
C3752 C3753 28 FE_TS_DATA[0]
0.1uF
16V
0.1uF
16V
59
(OPT)TW_FE_LNA
(OPT)TW_FE_LNA
SHIELD
A1
TU_GND_A
TU_GND_A
121118
TU3700-*1 TDSS-H101F DEL
TU3700-*2 TDSS-G501D ->TU3700-*1
TUNER MULTI-OPTION
TAIWAN (WITH AD)
ASIA,M33 (WO AD)
TU3704-*1
TDSN-T601F
TW_FE_LNA FILTER_SETTING +3.3V_TU
121118
+3.3V_TUNER
(OPT)SI2178_TW_2INPUT_H
SS BEAD->SUNLORD BEAD
TU3700-*1 Frequence CTRL_1 CTRL_2 Filter_Type
TDSS-G501D(B) Size change,0929
(ASIA_M33)SI2176_ATSC_1INPUT_H RF_S/W_CTL L3703
1
60mA
2
RESET_TUNER 54MHz~350MHz 1 0 LPF UBW2012-121F
SCL
3
SDA
4
+B1[3.3V]
5
SIF 350Hz~450MHz 0 0 Through C3723 C3725 C3715 C3727
NC_1 6 22uF 0.1uF 22uF 0.1uF
1 +B2[1.8V]
7 10V 16V 10V 16V
CVBS
RESET
2
8
IF_AGC 450Hz~870MHz 0 1 HPF
9
SCL DIF[P]
3 10
DIF[N]
SDA 11
Add,0929
4 12
NC_1
3.3V 13
NC_2
5
NC_3
14
NC_2 GND
6 15
NC_4
1.8V 16
7 NC_5
17
NC_3 NC_6
8 18
NC_7
IF_AGC 19
9 20
NC_8
DLIF_[P] 21
NC_9
10
NC_10
22
DLIF_[N] NC_11
11 23
NC_12
24
B1 A1 NC_13
B1 A1 25
NC_14
26
NC_15
12 27
B1 A1
B1 A1
SHIELD 28
SHIELD

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. TUNER_NON_EU 26 12

COMPONENT&CVBS
COMP_NON_ADC_FILTER
COMPONENT&CVBS (OPT)COMP_ADC_FILTER_L
L2807
L2807-*1
0
CM2012FR10KT
COMP_Y+/AV_CVBS_IN
(OPT)COMP_ADC_FILTER (OPT)COMP_ADC_FILTER
121017 5.6B C2829 +3.3V_Normal
R2822 C2830
Change ZD2806 75 47pF 47pF
5.6B 50V 50V
ZD2807
R2837
10K R2838
1K
AV_CVBS_DET
OPT
D2817 C2813
5.6V COMP_NON_ADC_FILTER 0.1uF
L2806-*1 16V
(OPT)COMP_ADC_FILTER_L 0
L2806
121128 CM2012FR10KT
[GN]E-LUG Change
COMP_Pb+
6A (OPT)COMP_ADC_FILTER
[GN]O-SPRING R2824 (OPT)COMP_ADC_FILTER
5.6B
ZD2802 75 C2827 C2828
5A JP2810 47pF 47pF
5.6B
[GN]CONTACT 50V 50V
ZD2803
4A JP2811
[BL]E-LUG-S COMP_NON_ADC_FILTER
(OPT)COMP_ADC_FILTER_L L2805-*1
L2805 0
7B 121017 CM2012FR10KT
[BL]O-SPRING
Change COMP_Pr+
5.6B (OPT)COMP_ADC_FILTER
5B ZD2804 +3.3V_Normal
[RD]E-LUG-S JP2814 R2823
(OPT)COMP_ADC_FILTER
5.6B C2825
75 C2826
7C ZD2805 47pF
47pF
[RD]O-SPRING_1 50V
50V
R2841
5C 10K R2842
[RD]CONTACT_1 JP2815
1K
(OPT)COMP_ADC_FILTER_L(AUDIO) COMP_DET
4C L2811 R2832
CM2012FR10KT 10K OPT
COMP_L_IN D2818
5D [WH]O-SPRING C2837 C2810 R2834
JP2812 D2815 R2825 5.6V
470K 1000pF 47pF 12K
20V 50V 50V
4E [RD]CONTACT_2 (OPT)COMP_ADC_FILTER(AUDIO)COMP_NON_ADC_FILTER(AUDIO)
L2811-*1
(OPT)COMP_ADC_FILTER_L(AUDIO) 0
L2812 R2831
5E [RD]O-SPRING_2 CM2012FR10KT 10K
JP2813 COMP_R_IN
6E [RD]E-LUG D2816 C2838 C2811 R2833
20V R2826 1000pF 47pF 12K
PPJ234-05 470K 50V 50V
JK2800 (OPT)COMP_ADC_FILTER(AUDIO)
COMP_NON_ADC_FILTER(AUDIO)
L2812-*1
121229 0
OPT -> APPLY for ESD
121019
ADC_FILTER(AUDIO) ADD

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. COMP 28 12


LG 26LN4500 Ld31a

Загружено:

Сведения о документе

Оригинальное название

Авторское право

Доступные форматы

Поделиться этим документом

Поделиться или встроить документ

Параметры публикации

Этот документ был вам полезен?

Это неприемлемый материал?

Авторское право:

Доступные форматы

LG 26LN4500 Ld31a

Загружено:

Авторское право:

Доступные форматы

Internal Use Only

North/Latin America http://aic.lgservice.com

MODEL : 26LN4500 26LN4500-UA

P/NO : MFL67647411(1302-REV00) Printed in Korea

PRODUCT SAFETY ................................................................................. 3

EXPLODED VIEW .................................................................................. 19

SCHEMATIC CIRCUIT DIAGRAM ..............................................................

IMPORTANT SAFETY NOTICE

General Guidance Leakage Current Hot Check (See below Figure)

Before returning the receiver to the customer,

always perform an AC leakage current check on the exposed

Leakage Current Cold Check(Antenna Cold Check)

Fuse and Conventional Resistor

1) Temperature : 25 ºC ± 5 ºC(77 ± 9 ºF) , CST : 40 ºC±5 ºC

4) Specification and performance of each parts are followed

5.2. HDMI (DTV)

3. Main PCB check process

* Boot file Download

* After downloading, have to adjust TOOL OPTION again.

*(week), **(year), ***(Check sum) : Adjustable Data

3.1.3. HDMI EDID Data

*(week), **(year), ***(Check sum) : Adjustable Data

*Manual Download (Model Name and Serial Number)

(4) Check the model name Instart menu → Factory name

* Note : x,y coordinates are drifted about 0.007 after 30 mins

* Note : Manual W/B process using adjusts Remote control.

* W hen doing Adjustment, Please make circumstance as

4.3.4.HDMI MHL Function Inspection

■ HDMI DPM Operating condition

4.6. Model name & SW version & Adjust check

4.6.1. Model Name& SW Version Check

4.6.2. Adjust Check

4.7. Outgoing condition Configuration

LG Electronics. Inc. All rights reserved.

Only for training and service purposes

PM MODEL OPTION IC101

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES EAX65077303

Copyright ⓒ 2013 LG Electronics. Inc. All right reserved.

MODEL_OPT_0 AB3 FHD HD

128M 0 0 ZD201 OPT OPT

C287 ASIA(HALF_NIM/IF_FILTER) GND_33

100pF C288 ZD202 G9 G12

ASIA(HALF_NIM/IF_FILTER) K11 G17

C289 120915 VDDC_4 GND_37

BOOT_POWER_OPTION_1 R5 24MHz C262 27pF ZD203 U19 K18

22->27pF 5.6B K19

R229 68 C205 0.047uF P3 AB8 +1.5V_DDR P11

C210 1000pF M1 P12

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES EAX65077303

Copyright ⓒ 2013 LG Electronics. Inc. All right reserved.

12.08.10 R407 C400 C404 FLG EN C405

USB DOWN STREAM

50V JP406 ESD improve

JIG GND Point addition

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES EAX65077303

Copyright ⓒ 2013 LG Electronics. Inc. All right reserved.

DDC_SCL_1 DDC_SDA_1 DDC_SDA_2

/MHL_OCP_DET LN4500 LN4500 (Active Low)

D0_GND 4 7 TMDS_CH1- NC_4 TMDS_CH1- NC_4

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES EAX65077303

Copyright ⓒ 2013 LG Electronics. Inc. All right reserved.

KEY2 R616 L600

Amber LED(Non M73):5.9mA RXA3- 7

4) Specification and performance of each parts are followed

(week), (year), (Check sum) : Adjustable Data

(week), (year), (Check sum) : Adjustable Data

(4) Check the model name Instart menu → Factory name

* Note : x,y coordinates are drifted about 0.007 after 30 mins

* W hen doing Adjustment, Please make circumstance as

4.7. Outgoing condition Configuration