Академический Документы
Профессиональный Документы
Культура Документы
SONET testing, SONET installation, SONET maintenance, SONET guide, SONET reference,
3G test, 3G testing, 3G installation, 3G maintenance, 3G commissioning, 3G Set up
UMTS test, UMTS testing, UMTS installation, UMTS maintenance
SDHSonet
VictoriaCombo
Quick Reference
x7 ATM
STM-0 x1 AU-3 VC-3
52 Mbps OC-1/STS-1 C-3 DS3
STS-1 STS-1 SPE E3
x7
x1 ATM
Frame transmission TUG-2 TU-2 VC-2
VT-6 C-2 DS2
Aligning Pointer processing VT-Group VT-6 SPE
x3
Multiplexing SDH Container
Mapping TU-12 VC-12 ATM
Group VT-2 C-12 E1
x4
VT-2 SPE
POH addition
TU-11 VC-11 ATM
VT-1.5 C-11 DS1
VT-1.5 SPE
1 3 4
STS-1 90
VT POH
1 A1
* A2
* J0
* 1 Virtual Tributary Path Overhead
4 90
B1 E1 F1 Section ptr ptr
SOH J1 V5
Transport Overhead
D1 D2 D3 Overhead) VT pointers
J2
B3
H1 H2 H3 pointer SPE ptr Z6
C2 Z7
B2 K1 K2
G1 V5
D4 D5 D6 125 µs
F2 250 µs
D7 D8 D9 Line LOH
Overhead
H4 V5 375 µs
D10 D11 D12
Z3 500 µs
9 S1 M1 E2 9 Z4 VT SPE VT SPE
N1
STS POH STS-1 MUX
STS-1 SPE
(payload) STS-1 STM-1
HP POH
VC4 STS-1 3:1
J1 ptr ptr
11 TU pointers
TrendCommunications
x3 B3
RSOH C2
G1 V5 LP POH
Lower Order Path Overhead
AU4 ptr F2
V5
H4 V5 J2
F3 N2
MSOH K3 VCn VCn
K4
N1 125 µs
9 10 270 250 µs
1 9 10 270 375 µs
500 µs
STM-1
Figure 2 STS-1 and STM-1 frames.
SDH VC-11, VC-12, VC-2, VC-3
Paths
LO Path LO Path
Layers
Sections
Section RSOH RSOH Section RSOH Section RSOH Section
Section
Paths
VT Path VT Path
STS SPE
Layers
Sections
Line/Mux
Section SOH SOH SOH SOH Section
Section Section Section
V3 x10
TU3 ptr
AU-3 ptr / STS ptr AU-3 / STS-1 STS ptr TU-3
SLAH1 J1 H1 J1
H2 B3 H2 B3 V4 x11
H3 C2 H3 C2
G1 G1
F2 C-3
payload F2 C-3
payload
H1 H1 H1 H2 H2 H2 H3 H3 H3
H4 H4
F3 F3
K3 K3
N1 N1
H1 or V1 H2 or V2 H3 or V3 payload
N N N N S S I D I D I D I D I D
NDF Pointer Value Negative Positive
justification justification
j 0 1 1 0 SS0 1 0 1 1 0 1 1 0 1
j+1 0 1 1 0 SS0 0 0 0 1 1 1 0 0 0 Concatenation
j+2 0 1 1 0 SS0 1 0 1 1 0 1 1 0 0 NNNN S S I D I D I D I D I D
1 0 0 1SS1 1 1 1 1 1 1 1 1 1
9 S1 M1 E2 X X X X X X
STM-16/OC-48
1 17 33 49 65 81 97 113 129 144
1 * A1
* A1
* A1
* A1
* A1
* A1
* A1
* A1
* A2
* A2
* A2
* A2
* A2
* A2
* A2
* A2
* A2
* A2
* J0
* Z0
* Z0
* X* * * * * *
A1 X X X X X
B1 + + ^ ^ ^ ^ ^ ^ E1 + + + ^ ^ ^ + + F1 X X X X X X X X
D1 + + ^ ^ ^ ^ ^ ^ D2 + + + ^ ^ ^ + + D3 + + + + $ $
Pointer (s)
B2 B2 B2 B2 B2 B2 SLA
B2 B2 B2 K1 + + + + K2 + + + + + +
D4 D5 D6 + + + + + +
D7 D8 D9 + + + + + +
D10 D11 D12 + + + + + +
9 S1 + + + + + + M1 E2 X X X X X X X X
STM-64/OC-192
1 193 385 576
1
* A1
A1 * A1
* A1
* A1
* A1
* A1
* A1
* A1
* A2
* A2
* A2
* A2
* A2
* A2
* A2
* A2
* A2
* A2
* J0
* Z0
* Z0
* X* *
X *
X *
X *
X *
X
B1 + + ^ ^ ^ ^ ^ ^ E1 + + + ^ ^ ^ + + F1 X X X X X X X X
D1 + + ^ ^ ^ ^ ^ ^ D2 + + + ^ ^ ^ + + D3 + + + + $ $
Pointer (s)
B2 B2 B2 B2 B2 B2 B2 B2 B2 K1 + + + + K2 + + + + + +
D4 D5 D6 + + + + + +
D7 D8 D9 + + + + + +
D10 D11 D12 + + + + + +
9 S1 + + + + + + M0 M1 E2 X X X X X X X X
STM-16/OC-48 STM-64/OC-192
+ + FEC sequence: P1 P1 P1 P1 P1 P1 P1 P1 P1 +, $: FEC sequences
1 15 1 16 20 63 Q1, P1: Optional Forward
$ $ FEC sequence: Q1 P1 P1 P1 Q1 P1 P1 P1 P1 P1 P1 Error Correction
9 8 7 6 5 4 3 2 1
RRRRRRRR
SLA K4
C1C2RRRRRS1
V2 S2 DDDDDDD
H4=01 34 bytes Data
31 bytes
35 bytes
140 RRRRRRRR
500 µs
V3 1 4
1 V3 V3 V3
H4=10
35 bytes #1 #2 #3 125 µs
V4
4
H4=11
125 µs 35 bytes TUG-2 12
1 V3 V3 V3
125 µs
LO-POH = V5 J2 N2 K4
TU-12 pointer = V1 V2 V3 V4 9
x7
#1 #2 #3 #7
9 9 9 9
TUG-3 5
1 86 TUG-3 TUG-3
N N N
P P P
I I I
#1 #2 #3
R 1 2 3 4 5 6 7 1 2....... 6 R R
R R R
10 11 12 13
VC-4 270
7 +HO-POH
J1
1 9 10
1 B3
RSOH C2
G1 Byte-interleaving
R 3 TUG-3
8 AU4 ptr F2
H4
F3
MSOH K3
N1
STM-1 9
Figure 7 Synchronous
SLA and asynchronous transport of a 2-Mbps circuit (II).
RSOH STM-1
RSOH STM-1
RSOH STM-1
500 µs RSOH STM-1
VC-4
VC-4
VC-4
125 µs VC-4 MSOH
MSOH
MSOH H4=xx11
MSOH H4=xx10
H4=xx01
H4=xx00
x3 x7 x3
x3 x7 x3
x3 x7 x3
x3 H4=xx00 V1
H4=xx10 V3 500 µs
x7
x3 VC-12
Figure 8 VC-12 is a multiframe and needs four STM-1 frames (500 µs) for full mapping.
Nine bytes Path Overhead (POH) G1: REI RDI E-RDI Spare
SDH Sonet
REI (Remote Error Indication) BIP-8 violation count
J1 J1 Path trace, message with CRC RDI (Remote Defect Indication) is sent back
E-RDI (Enhanced RDI information)
B3 B3 BIP8 parity control (RDI=0) 10: Payload defect (PLM)
(RDI=1) 01: Server defect (AIS, LOP),
C2 C2 Signal label (mapping)
(RDI=1) 10: Connectivity defect (TIM, UNEQ)
G1 G1 Path status
multiframe
F2 F2 Path user channel (voice or data)
TC TC-API, TC-RDI
N1: IEC
REI OEI ODI, reserved
H4 H4 Position and sequence indicator
F3 F3 Path user channel (voice or data) IEC Incoming Error Count, BIP-8 errors in Tandem Conn.
TC-REI: Remote Error Indication in a TC subnetwork
K3 Z3 Automatic Protection Switch OEI: Outgoing Error Indication
Multiframe: TC-API (Access Point Identifier)
N1 Z4 Tandem Connection Monitoring TC-RDI (RDI in Tandem Connection)
ODI (Outgoing Defect Indication)
001 - Reserved
N2 K4 Z7 Additional Path Overhead
010 - Asynchronous floating
011 - Bit synchronous
100 - Byte synchronous
101 - Extended signal label
K4 110 - Test Signal O.181
111 - VC- AIS
RDI (Remote Defect Indication)
multiframe
N2: I-AIS TC OEI TC-API, TC-RDI
BIP-2 1 REI ODI, reserved K4: ESL VC APS E-RDI DL
BIP2 for Tandem Connection calculated over the VC ESL (Extended Signal Label) 32 bits multiframe
bits 1-11 Multiframe Alignment
I-AIS: Incoming AIS
bits12-19:
TC-REI: Remote Indication Error in a TC subnetwork 09: ATM
OEI (Outgoing Error Indication) 0A: HDLC/PPP
Multiframe: TC-API (Access Point Identifier) 0B: HDLC/LAPS
TC-RDI (RDI in Tandem Connection) 0C: Concatenated test signal
ODI (Outgoing Defect Indication) bits 20-32: 0 (reserved for future)
VC (Lower Order Virtual Concatenation)
APS: Automatic Protection Switching channel
E-RDI (Enhanced RDI information)
(RDI=0) 010: Payload defect (PLM)
(RDI=1) 101: Server defect (AIS, LOP),
(RDI=1) 110: Connectivity defect (TIM, UNEQ)
DL: Lower Order Data Link
Figure 9 Nine bytes Path Overhead is attached to VC3, VC4 and VC4-Xc. Four bytes
Path Overhead is attached to VC11, VC12 and VC2.
SDH
Transmission Line Reg. Sect. Multiplexer Section Higher Order Path Lower Order Path
LOF
Signal
LOS AIS
A1/A2 OR (logical function)
RS-TIM / TIM-S
J0
RS-BIP / CV- S Event detection
B1
Event registration
MS-BIP / CV- L
B2
Signal flow
MS-REI / REI- L
M12-8
MS-REI / REI- L Error indication received
M1
MS-AIS / AIS-P AIS
K26-8 Error indication sent
MS-RDI / RDI-L
K26-8 Alarm indication sent
AU-AIS / AIS- P AIS
AU ptr
AU-LOP / LOP-P
AU ptr
HP-TIM / TIM-P
J1 AIS
HP-UNEQ / UNEQ- P
C2
HP-PLM / PLM-P
C2
HP-RDI / RDI-P
G15-7
HP-BIP / CV- P
B3
HP-REI / REI-P SLA
G11-4
HP-REI / REI-P
G11-4
LP-TIM / TIM-V
J2
AIS
LP-UNEQ / UNEQ-V
V55-7
LP-PLM / PLM-V
V55-7
LP-RDI / RDI-V
V58
LP-RFI / RFI-V
V55
LP-BIP/ CV-V
V51-2
LP-REI / REI-V
V53
LP-REI / REI-V
V53
Sonet
TrendCommunications
Americas: +1 256 461 0790
Deutschland: 089 32 3009-0
España: 93 300 33 13
France: 01 69 35 54 70
Distributor:
India: 22 8597 463/4
UK: 01628 524977
US: 256 461 0790
web: www.trendcomms.com
mail: infoline@trendcomms.com