Вы находитесь на странице: 1из 4

American University of Sharjah Dr.

Mostafa Shaaban
College of Engineering Office Main Bld. 114
Department of Electrical Engineering Tel: (971-6) 515-4912
P.O. Box 26666 Email: mshaaban@aus.edu
Sharjah, UAE

Name(s)/
AUS ID#

ELE 487
Assignment 3
Power Electronics converters
DC/AC
Due date: Sunday March 13, 11:59 pm

Problem 2:
For the shown inverter circuit, the switches are controlled in a voltage cancelation
scheme that results in the shown output voltage Vo with T = 0.4 ms and t1 = 0.1 ms.
If the Vs = 200V and the load is pure resistive with a resistance of 2 Ω.
Determine:
a) The load rms current
b) The power absorbed by the load.
+

SA+ DA+ SB+ DB+

+ VO −
Vs a b

SA− DA− SB− DB−


Page 1
American University of Sharjah Dr. Mostafa Shaaban
College of Engineering Office Main Bld. 114
Department of Electrical Engineering Tel: (971-6) 515-4912
P.O. Box 26666 Email: mshaaban@aus.edu
Sharjah, UAE

T
Vo T/2
t1
Vs

t
-Vs

Problem 4:
Simulate on Simulink or similar software the circuit in problem (3). Paste a
screen shot of your circuit and show the waveforms of: 𝑣𝑠 , 𝑣𝑜 , 𝑖𝑜 , 𝑖𝑆𝐴+ , and 𝑖𝐷𝐴 +

Page 2
American University of Sharjah Dr. Mostafa Shaaban
College of Engineering Office Main Bld. 114
Department of Electrical Engineering Tel: (971-6) 515-4912
P.O. Box 26666 Email: mshaaban@aus.edu
Sharjah, UAE

Page 3
American University of Sharjah Dr. Mostafa Shaaban
College of Engineering Office Main Bld. 114
Department of Electrical Engineering Tel: (971-6) 515-4912
P.O. Box 26666 Email: mshaaban@aus.edu
Sharjah, UAE

Problem 7:
Three phase voltage-sourced converter is operated to charge or discharge a
battery pack from 11 kV grid connection.
If the coupling reactance is 0.1 Ω, and the inverter is rated at 500 kVA.
Find the magnitude and phase of the fundamental inverter phase generated
voltage and the line current for the following two cases:
a) Full rated capacity for discharging process at 0.9 power factor lagging.
b) Half rated capacity for charging process at unity power factor.
c) Draw the phasor diagrams for cases (a) and (b).

END
Page 4