Академический Документы
Профессиональный Документы
Культура Документы
STD5NM50-1
N-CHANNEL 500V - 0.7Ω - 7.5A DPAK/IPAK
MDmesh™Power MOSFET
DESCRIPTION
The MDmesh™ is a new revolutionary MOSFET
technology that associates the Multiple Drain pro-
cess with the Company’s PowerMESH™ horizontal INTERNAL SCHEMATIC DIAGRAM
layout. The resulting product has an outstanding low
on-resistance, impressively high dv/dt and excellent
avalanche characteristics. The adoption of the
Company’s proprietary strip technique yields overall
dynamic performance that is significantly better than
that of similar competition’s products.
APPLICATIONS
The MDmesh™ family is very suitable for increasing
power density of high voltage converters allowing
system miniaturization and higher efficiencies.
THERMAL DATA
Rthj-case Thermal Resistance Junction-case Max 1.25 °C/W
Rthj-amb Thermal Resistance Junction-ambient Max 100 °C/W
Tl Maximum Lead Temperature For Soldering Purpose 300 °C
AVALANCHE CHARACTERISTICS
Symbol Parameter Max Value Unit
IAR Avalanche Current, Repetitive or Not-Repetitive 2.5 A
(pulse width limited by Tj max)
EAS Single Pulse Avalanche Energy 300 mJ
(starting Tj = 25 °C, ID = IAR, VDD = 50 V)
ON (1)
Symbol Parameter Test Conditions Min. Typ. Max. Unit
VGS(th) Gate Threshold Voltage VDS = VGS, ID = 250µA 3 4 5 V
RDS(on) Static Drain-source On VGS = 10V, ID = 2.5A 0.7 0.8 Ω
Resistance
DYNAMIC
Symbol Parameter Test Conditions Min. Typ. Max. Unit
gfs (1) Forward Transconductance VDS = 25Vx, ID = 2.5A 3.5 S
Ciss Input Capacitance VDS = 25V, f = 1 MHz, VGS = 0 415 pF
Coss Output Capacitance 88 pF
Crss Reverse Transfer 12 pF
Capacitance
Coss eq. (2) Equivalent Output VGS = 0V, VDS = 0V to 400V 50 pF
Capacitance
RG Gate Input Resistance f=1 MHz Gate DC Bias = 0 3 Ω
Test Signal Level = 20mV
Open Drain
1. Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
2. Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80%
VDSS.
2/10
STD5NM50/STD5NM50-1
SWITCHING OFF
Symbol Parameter Test Conditions Min. Typ. Max. Unit
tr(Voff) Off-voltage Rise Time VDD = 400V, ID = 5A, 14 ns
RG = 4.7Ω, VGS = 10V
tf Fall Time 6 ns
(see test circuit, Figure 5)
tc Cross-over Time 13 ns
3/10
STD5NM50/STD5NM50-1
4/10
STD5NM50/STD5NM50-1
5/10
STD5NM50/STD5NM50-1
Fig. 1: Unclamped Inductive Load Test Circuit Fig. 2: Unclamped Inductive Waveform
Fig. 3: Switching Times Test Circuit For Fig. 4: Gate Charge test Circuit
Resistive Load
6/10
STD5NM50/STD5NM50-1
mm inch
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
L2 0.8 0.031
P032P_B
7/10
STD5NM50/STD5NM50-1
mm inch
DIM.
MIN. TYP. MAX. MIN. TYP. MAX.
A 2.2 2.4 0.086 0.094
A1 0.9 1.1 0.035 0.043
A3 0.7 1.3 0.027 0.051
B 0.64 0.9 0.025 0.031
B2 5.2 5.4 0.204 0.212
B3 0.85 0.033
B5 0.3 0.012
B6 0.95 0.037
C 0.45 0.6 0.017 0.023
C2 0.48 0.6 0.019 0.023
D 6 6.2 0.236 0.244
E 6.4 6.6 0.252 0.260
G 4.4 4.6 0.173 0.181
H 15.9 16.3 0.626 0.641
L 9 9.4 0.354 0.370
L1 0.8 1.2 0.031 0.047
L2 0.8 1 0.031 0.039
H
C
A
A3
C2
A1
L2 D L
B3
B6
B5
B
3
=
=
B2
G
E
2
=
=
1
L1
0068771-E
8/10
STD5NM50/STD5NM50-1
All dimensions
All dimensions are in millimeters are in millimeters
* on sales type
9/10
STD5NM50/STD5NM50-1
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
10/10
Mouser Electronics
Authorized Distributor
STMicroelectronics:
STD5NM50T4